Searched refs:Ser1SDCR0 (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-sa1100/
H A Dpm.c70 SAVE(Ser1SDCR0);
105 RESTORE(Ser1SDCR0);
H A Dshannon.c73 Ser1SDCR0 |= SDCR0_SUS;
H A Dhackkit.c88 Ser1SDCR0 |= SDCR0_SUS;
H A Dassabet.c414 Ser1SDCR0 |= SDCR0_SUS;
H A Dbadge4.c284 Ser1SDCR0 |= SDCR0_UART;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-sa1100/
H A Dpm.c70 SAVE(Ser1SDCR0);
105 RESTORE(Ser1SDCR0);
H A Dshannon.c73 Ser1SDCR0 |= SDCR0_SUS;
H A Dhackkit.c88 Ser1SDCR0 |= SDCR0_SUS;
H A Dassabet.c414 Ser1SDCR0 |= SDCR0_SUS;
H A Dbadge4.c284 Ser1SDCR0 |= SDCR0_UART;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h400 * Ser1SDCR0 Serial port 1 Synchronous Data Link Controller (SDLC)
423 #define Ser1SDCR0 __REG(0x80020060) /* Ser. port 1 SDLC Control Reg. 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h400 * Ser1SDCR0 Serial port 1 Synchronous Data Link Controller (SDLC)
423 #define Ser1SDCR0 __REG(0x80020060) /* Ser. port 1 SDLC Control Reg. 0 */ macro

Completed in 393 milliseconds