Searched refs:SICB_IAR0 (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h64 #define SICB_IAR0 0xFFC01124 /* SIC Interrupt Assignment Register 0 */ macro
H A DcdefBF561.h88 #define bfin_read_SICB_IAR0() bfin_read32(SICB_IAR0)
89 #define bfin_write_SICB_IAR0(val) bfin_write32(SICB_IAR0,val)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h64 #define SICB_IAR0 0xFFC01124 /* SIC Interrupt Assignment Register 0 */ macro
H A DcdefBF561.h88 #define bfin_read_SICB_IAR0() bfin_read32(SICB_IAR0)
89 #define bfin_write_SICB_IAR0(val) bfin_write32(SICB_IAR0,val)

Completed in 110 milliseconds