Searched refs:SH4_PCICR (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/drivers/pci/
H A Dpci-sh7780.c225 tmp = __raw_readl(hose->reg_base + SH4_PCICR);
227 __raw_writel(tmp, hose->reg_base + SH4_PCICR);
235 tmp = __raw_readl(hose->reg_base + SH4_PCICR);
237 __raw_writel(tmp, hose->reg_base + SH4_PCICR);
258 chan->reg_base + SH4_PCICR);
293 __raw_writel(SH4_PCICR_PREFIX, chan->reg_base + SH4_PCICR);
384 chan->reg_base + SH4_PCICR);
H A Dpci-sh4.h21 #define SH4_PCICR 0x100 /* PCI Control Register */ macro
H A Dpci-sh7751.c178 pci_write_reg(chan, word, SH4_PCICR);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/drivers/pci/
H A Dpci-sh7780.c225 tmp = __raw_readl(hose->reg_base + SH4_PCICR);
227 __raw_writel(tmp, hose->reg_base + SH4_PCICR);
235 tmp = __raw_readl(hose->reg_base + SH4_PCICR);
237 __raw_writel(tmp, hose->reg_base + SH4_PCICR);
258 chan->reg_base + SH4_PCICR);
293 __raw_writel(SH4_PCICR_PREFIX, chan->reg_base + SH4_PCICR);
384 chan->reg_base + SH4_PCICR);
H A Dpci-sh4.h21 #define SH4_PCICR 0x100 /* PCI Control Register */ macro
H A Dpci-sh7751.c178 pci_write_reg(chan, word, SH4_PCICR);

Completed in 64 milliseconds