Searched refs:SEXT16 (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/common/
H A Dsim-bits.h590 #define SEXT16 MSSEXT16 macro
596 #define SEXT16 LSSEXT16 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/d10v/
H A Dsimops.c653 tmp = SEXT40(ACC (OP[0])) + (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
1672 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1738 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1946 tmp = ((SEXT16 (GPR (OP[0])) << 16 | GPR (OP[0] + 1)) & MASK40);
2068 tmp = ((SEXT16 (GPR (OP[0])) << 16 | tmp) & MASK40);
2079 tmp = ((SEXT16 (GPR (OP[0]))) & MASK40);
2474 reg = SEXT16 (GPR (OP[1]));
3029 tmp = SEXT40(ACC (OP[0])) - (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
H A Dd10v_sim.h409 #define SEXT16(x) ((((x)&0xffff)^(~0x7fff))+0x8000) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/common/
H A Dsim-bits.h590 #define SEXT16 MSSEXT16 macro
596 #define SEXT16 LSSEXT16 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/d10v/
H A Dsimops.c653 tmp = SEXT40(ACC (OP[0])) + (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
1672 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1738 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1946 tmp = ((SEXT16 (GPR (OP[0])) << 16 | GPR (OP[0] + 1)) & MASK40);
2068 tmp = ((SEXT16 (GPR (OP[0])) << 16 | tmp) & MASK40);
2079 tmp = ((SEXT16 (GPR (OP[0]))) & MASK40);
2474 reg = SEXT16 (GPR (OP[1]));
3029 tmp = SEXT40(ACC (OP[0])) - (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
H A Dd10v_sim.h409 #define SEXT16(x) ((((x)&0xffff)^(~0x7fff))+0x8000) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/common/
H A Dsim-bits.h590 #define SEXT16 MSSEXT16 macro
596 #define SEXT16 LSSEXT16 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/d10v/
H A Dsimops.c653 tmp = SEXT40(ACC (OP[0])) + (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
1672 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1738 tmp = SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1);
1946 tmp = ((SEXT16 (GPR (OP[0])) << 16 | GPR (OP[0] + 1)) & MASK40);
2068 tmp = ((SEXT16 (GPR (OP[0])) << 16 | tmp) & MASK40);
2079 tmp = ((SEXT16 (GPR (OP[0]))) & MASK40);
2474 reg = SEXT16 (GPR (OP[1]));
3029 tmp = SEXT40(ACC (OP[0])) - (SEXT16 (GPR (OP[1])) << 16 | GPR (OP[1] + 1));
H A Dd10v_sim.h409 #define SEXT16(x) ((((x)&0xffff)^(~0x7fff))+0x8000) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/testsuite/common/
H A Dbits-tst.c124 if (strcmp (call, "SEXT16") == 0)
125 return SEXT16 (val, col);
383 errors += check_sext (16, WITH_TARGET_WORD_MSB, "SEXT16", "MASK16", "MSMASK16");
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/testsuite/common/
H A Dbits-tst.c124 if (strcmp (call, "SEXT16") == 0)
125 return SEXT16 (val, col);
383 errors += check_sext (16, WITH_TARGET_WORD_MSB, "SEXT16", "MASK16", "MSMASK16");
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/testsuite/common/
H A Dbits-tst.c124 if (strcmp (call, "SEXT16") == 0)
125 return SEXT16 (val, col);
383 errors += check_sext (16, WITH_TARGET_WORD_MSB, "SEXT16", "MASK16", "MSMASK16");

Completed in 105 milliseconds