Searched refs:SER1 (Results 1 - 5 of 5) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/alpha/kernel/
H A Dsmc37c93x.c40 #define SER1 4 macro
230 printk(currentControl & (1 << SER1)
231 ? "\t+SER1 Enabled\n" : "\t-SER1 Disabled\n");
249 SMCEnableDevice(SMCUltraBase, SER1, COM1_BASE, COM1_INTERRUPT);
250 DBG_DEVS(("SMC FDC37C93X: SER1 done\n"));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/alpha/kernel/
H A Dsmc37c93x.c40 #define SER1 4 macro
230 printk(currentControl & (1 << SER1)
231 ? "\t+SER1 Enabled\n" : "\t-SER1 Disabled\n");
249 SMCEnableDevice(SMCUltraBase, SER1, COM1_BASE, COM1_INTERRUPT);
250 DBG_DEVS(("SMC FDC37C93X: SER1 done\n"));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/include/opcode/
H A Dmaxq.h544 #define SER1 0x03 /* Contains the UART Registers. */ macro
689 "PR0", SER1, 0x9, 0x90 | MOD2, Reg_16W, MAX},
754 "SCON1", SER1, 0x6, 0x60 | MOD3, Reg_8W, MAX},
757 "SBUF1", SER1, 0x7, 0x70 | MOD3, Reg_8W, MAX},
760 "SMD1", SER1, 0x8, 0x80 | MOD3, Reg_8W, MAX},
763 "PR1", SER1, 0x9, 0x90 | MOD3, Reg_16W, MAX},
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/include/opcode/
H A Dmaxq.h544 #define SER1 0x03 /* Contains the UART Registers. */ macro
689 "PR0", SER1, 0x9, 0x90 | MOD2, Reg_16W, MAX},
754 "SCON1", SER1, 0x6, 0x60 | MOD3, Reg_8W, MAX},
757 "SBUF1", SER1, 0x7, 0x70 | MOD3, Reg_8W, MAX},
760 "SMD1", SER1, 0x8, 0x80 | MOD3, Reg_8W, MAX},
763 "PR1", SER1, 0x9, 0x90 | MOD3, Reg_16W, MAX},
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/include/opcode/
H A Dmaxq.h544 #define SER1 0x03 /* Contains the UART Registers. */ macro
689 "PR0", SER1, 0x9, 0x90 | MOD2, Reg_16W, MAX},
754 "SCON1", SER1, 0x6, 0x60 | MOD3, Reg_8W, MAX},
757 "SBUF1", SER1, 0x7, 0x70 | MOD3, Reg_8W, MAX},
760 "SMD1", SER1, 0x8, 0x80 | MOD3, Reg_8W, MAX},
763 "PR1", SER1, 0x9, 0x90 | MOD3, Reg_16W, MAX},

Completed in 180 milliseconds