Searched refs:S3C_CLK_DIV1 (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s3c64xx/include/mach/
H A Dregs-clock.h29 #define S3C_CLK_DIV1 S3C_CLKREG(0x24) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c64xx/include/mach/
H A Dregs-clock.h29 #define S3C_CLK_DIV1 S3C_CLKREG(0x24) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s3c64xx/
H A Dclock.c612 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 0, .size = 4 },
622 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 4, .size = 4 },
632 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 8, .size = 4 },
642 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 20, .size = 4 },
H A Dpm.c63 SAVE_ITEM(S3C_CLK_DIV1),
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c64xx/
H A Dclock.c612 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 0, .size = 4 },
622 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 4, .size = 4 },
632 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 8, .size = 4 },
642 .reg_div = { .reg = S3C_CLK_DIV1, .shift = 20, .size = 4 },
H A Dpm.c63 SAVE_ITEM(S3C_CLK_DIV1),

Completed in 147 milliseconds