Searched refs:REG_MII_DATA0 (Results 1 - 10 of 10) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/utils/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/utils_arm/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/utils/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/utils_arm/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/utils/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/utils_arm/
H A Drobocfg.c48 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
195 val[i] = mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i);
209 return mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0);
223 return ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0)) |
224 ((u32 )mdio_read(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1) << 16);
244 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + i, val[i]);
256 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, val16);
268 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0, (u16 )(val32 & 0xFFFF));
269 mdio_write(robo, ROBO_PHY_ADDR, REG_MII_DATA0 + 1, (u16 )(val32 >> 16));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/snooper/
H A Dbroadcom.c52 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
154 phy_ioctl(0, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
182 phy_ioctl(1, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/snooper/
H A Dbroadcom.c52 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
154 phy_ioctl(0, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
182 phy_ioctl(1, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/snooper/
H A Dbroadcom.c52 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
154 phy_ioctl(0, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
182 phy_ioctl(1, ROBO_PHY_ADDR, REG_MII_DATA0 + i, &value[i]);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/shared/
H A Dbcmrobo.c69 #define REG_MII_DATA0 0x18 /* MII Data register 0 */ macro
536 robo->miiwr(h, PSEUDO_PHYAD, REG_MII_DATA0, val16);
543 robo->miiwr(h, PSEUDO_PHYAD, REG_MII_DATA0, val16);
548 robo->miiwr(h, PSEUDO_PHYAD, REG_MII_DATA0, val16);
553 robo->miiwr(h, PSEUDO_PHYAD, REG_MII_DATA0, val16);
629 val16 = robo->miird(h, PSEUDO_PHYAD, REG_MII_DATA0);
637 val16 = robo->miird(h, PSEUDO_PHYAD, REG_MII_DATA0);
642 val16 = robo->miird(h, PSEUDO_PHYAD, REG_MII_DATA0);
647 val16 = robo->miird(h, PSEUDO_PHYAD, REG_MII_DATA0);

Completed in 196 milliseconds