Searched refs:REG_AR0 (Results 1 - 9 of 9) sorted by relevance
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/ |
H A D | tic4x-dis.c | 305 aregno = EXTRU (arg, 2, 0) + REG_AR0; 310 aregno = EXTRU (arg, 2, 0) + REG_AR0; 315 aregno = EXTRU (arg, 10, 8) + REG_AR0; 411 REG_AR0)) 570 if (val < REG_AR0 || val > REG_SP)
|
H A D | tic30-dis.c | 58 #define REG_AR0 0x08 macro 627 get_register_operand (((insn_word & 0x01C00000) >> 22) + REG_AR0, operand[0]);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/ |
H A D | tic4x-dis.c | 305 aregno = EXTRU (arg, 2, 0) + REG_AR0; 310 aregno = EXTRU (arg, 2, 0) + REG_AR0; 315 aregno = EXTRU (arg, 10, 8) + REG_AR0; 411 REG_AR0)) 570 if (val < REG_AR0 || val > REG_SP)
|
H A D | tic30-dis.c | 58 #define REG_AR0 0x08 macro 627 get_register_operand (((insn_word & 0x01C00000) >> 22) + REG_AR0, operand[0]);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/ |
H A D | tic4x-dis.c | 305 aregno = EXTRU (arg, 2, 0) + REG_AR0; 310 aregno = EXTRU (arg, 2, 0) + REG_AR0; 315 aregno = EXTRU (arg, 10, 8) + REG_AR0; 411 REG_AR0)) 570 if (val < REG_AR0 || val > REG_SP)
|
H A D | tic30-dis.c | 58 #define REG_AR0 0x08 macro 627 get_register_operand (((insn_word & 0x01C00000) >> 22) + REG_AR0, operand[0]);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/include/opcode/ |
H A D | tic4x.h | 37 REG_AR0, REG_AR1, REG_AR2, REG_AR3, enumerator in enum:__anon2487 86 {"ar0", REG_AR0},
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/include/opcode/ |
H A D | tic4x.h | 37 REG_AR0, REG_AR1, REG_AR2, REG_AR3, enumerator in enum:__anon3392 86 {"ar0", REG_AR0},
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/include/opcode/ |
H A D | tic4x.h | 37 REG_AR0, REG_AR1, REG_AR2, REG_AR3, enumerator in enum:__anon37417 86 {"ar0", REG_AR0},
|
Completed in 130 milliseconds