/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/isdn/hisax/ |
H A D | hscx_irq.c | 21 while ((READHSCX(cs, hscx, HSCX_STAR) & 0x04) && to) { 35 while (((READHSCX(cs, hscx, HSCX_STAR) & 0x44) != 0x40) && to) { 135 r = READHSCX(cs, hscx, HSCX_RSTA); 161 count = READHSCX(cs, hscx, HSCX_RBCL) & ( 233 exval = READHSCX(cs, 1, HSCX_EXIR); 263 exval = READHSCX(cs, 0, HSCX_EXIR); 287 exval = READHSCX(cs, 0, HSCX_ISTA);
|
H A D | sportster.c | 93 #define READHSCX(cs, nr, reg) bytein(calc_off(cs->hw.spt.hscx[nr], reg)) macro 108 val = READHSCX(cs, 1, HSCX_ISTA); 116 val = READHSCX(cs, 1, HSCX_ISTA);
|
H A D | avm_a1p.c | 135 #define READHSCX(cs, nr, reg) ReadHSCX(cs, nr, reg) macro
|
H A D | mic.c | 107 #define READHSCX(cs, nr, reg) readreg(cs->hw.mic.adr, \ macro
|
H A D | telespci.c | 220 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) macro
|
H A D | avm_a1.c | 95 #define READHSCX(cs, nr, reg) readreg(cs->hw.avm.hscx[nr], reg) macro
|
H A D | ix1_micro.c | 113 #define READHSCX(cs, nr, reg) readreg(cs->hw.ix1.hscx_ale, \ macro
|
H A D | niccy.c | 111 #define READHSCX(cs, nr, reg) readreg(cs->hw.niccy.hscx_ale, \ macro
|
H A D | s0box.c | 135 #define READHSCX(cs, nr, reg) readreg(cs->hw.teles3.cfg_reg, cs->hw.teles3.hscx[nr], reg) macro
|
H A D | saphir.c | 105 #define READHSCX(cs, nr, reg) readreg(cs->hw.saphir.ale, \ macro
|
H A D | teles0.c | 137 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) macro
|
H A D | asuscom.c | 143 #define READHSCX(cs, nr, reg) readreg(cs->hw.asus.adr, \ macro
|
H A D | bkm_a8.c | 127 #define READHSCX(cs, nr, reg) readreg(cs->hw.ax.base, \ macro
|
H A D | teles3.c | 95 #define READHSCX(cs, nr, reg) readreg(cs->hw.teles3.hscx[nr], reg) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/isdn/hisax/ |
H A D | hscx_irq.c | 21 while ((READHSCX(cs, hscx, HSCX_STAR) & 0x04) && to) { 35 while (((READHSCX(cs, hscx, HSCX_STAR) & 0x44) != 0x40) && to) { 135 r = READHSCX(cs, hscx, HSCX_RSTA); 161 count = READHSCX(cs, hscx, HSCX_RBCL) & ( 233 exval = READHSCX(cs, 1, HSCX_EXIR); 263 exval = READHSCX(cs, 0, HSCX_EXIR); 287 exval = READHSCX(cs, 0, HSCX_ISTA);
|
H A D | sportster.c | 93 #define READHSCX(cs, nr, reg) bytein(calc_off(cs->hw.spt.hscx[nr], reg)) macro 108 val = READHSCX(cs, 1, HSCX_ISTA); 116 val = READHSCX(cs, 1, HSCX_ISTA);
|
H A D | avm_a1p.c | 135 #define READHSCX(cs, nr, reg) ReadHSCX(cs, nr, reg) macro
|
H A D | mic.c | 107 #define READHSCX(cs, nr, reg) readreg(cs->hw.mic.adr, \ macro
|
H A D | telespci.c | 220 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) macro
|
H A D | avm_a1.c | 95 #define READHSCX(cs, nr, reg) readreg(cs->hw.avm.hscx[nr], reg) macro
|
H A D | ix1_micro.c | 113 #define READHSCX(cs, nr, reg) readreg(cs->hw.ix1.hscx_ale, \ macro
|
H A D | niccy.c | 111 #define READHSCX(cs, nr, reg) readreg(cs->hw.niccy.hscx_ale, \ macro
|
H A D | s0box.c | 135 #define READHSCX(cs, nr, reg) readreg(cs->hw.teles3.cfg_reg, cs->hw.teles3.hscx[nr], reg) macro
|
H A D | saphir.c | 105 #define READHSCX(cs, nr, reg) readreg(cs->hw.saphir.ale, \ macro
|
H A D | teles0.c | 137 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) macro
|