Searched refs:QLA82XX_CRB_DEV_STATE (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/scsi/qla4xxx/
H A Dql4_nx.c1571 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
1584 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_INITIALIZING);
1596 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_FAILED);
1602 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_READY);
1654 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1661 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_COLD);
1692 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1704 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
1708 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
2097 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
[all...]
H A Dql4_os.c709 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1252 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2346 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2361 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2366 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2378 if ((qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE) ==
H A Dql4_nx.h552 #define QLA82XX_CRB_DEV_STATE (QLA82XX_CAM_RAM(0x140)) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/scsi/qla4xxx/
H A Dql4_nx.c1571 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
1584 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_INITIALIZING);
1596 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_FAILED);
1602 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_READY);
1654 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1661 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_COLD);
1692 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1704 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
1708 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
2097 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
[all...]
H A Dql4_os.c709 dev_state = qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
1252 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2346 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2361 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2366 qla4_8xxx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
2378 if ((qla4_8xxx_rd_32(ha, QLA82XX_CRB_DEV_STATE) ==
H A Dql4_nx.h552 #define QLA82XX_CRB_DEV_STATE (QLA82XX_CAM_RAM(0x140)) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/scsi/qla2xxx/
H A Dqla_nx.c3186 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
3199 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_INITIALIZING);
3211 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_FAILED);
3217 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_READY);
3290 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3297 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_COLD);
3363 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3379 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3427 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3486 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
[all...]
H A Dqla_nx.h540 #define QLA82XX_CRB_DEV_STATE (QLA82XX_CAM_RAM(0x140)) macro
H A Dqla_os.c2207 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
3292 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/scsi/qla2xxx/
H A Dqla_nx.c3186 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
3199 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_INITIALIZING);
3211 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_FAILED);
3217 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_READY);
3290 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3297 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE, QLA82XX_DEV_COLD);
3363 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3379 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3427 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
3486 dev_state = qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE);
[all...]
H A Dqla_nx.h540 #define QLA82XX_CRB_DEV_STATE (QLA82XX_CAM_RAM(0x140)) macro
H A Dqla_os.c2207 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
3292 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,

Completed in 125 milliseconds