Searched refs:PLD_CFRSTCR (Results 1 - 12 of 12) sorted by relevance
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/include/asm/mappi2/ |
H A D | mappi2_pld.h | 28 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/include/asm/mappi3/ |
H A D | mappi3_pld.h | 28 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/include/asm/mappi2/ |
H A D | mappi2_pld.h | 28 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/include/asm/mappi3/ |
H A D | mappi3_pld.h | 28 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/pcmcia/ |
H A D | m32r_cfc.c | 315 request_region((unsigned int)PLD_CFRSTCR, 0x20, "m32r_cfc"); 320 reg_base = (unsigned int)PLD_CFRSTCR; 444 pcc_set(sock, (unsigned int)PLD_CFRSTCR, 0x0101); 446 pcc_set(sock, (unsigned int)PLD_CFRSTCR, 0x0100); 485 pcc_set(sock,(unsigned int)PLD_CFRSTCR,0x101); 487 pcc_set(sock,(unsigned int)PLD_CFRSTCR,0x100); 708 base = (ulong)PLD_CFRSTCR;
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/pcmcia/ |
H A D | m32r_cfc.c | 315 request_region((unsigned int)PLD_CFRSTCR, 0x20, "m32r_cfc"); 320 reg_base = (unsigned int)PLD_CFRSTCR; 444 pcc_set(sock, (unsigned int)PLD_CFRSTCR, 0x0101); 446 pcc_set(sock, (unsigned int)PLD_CFRSTCR, 0x0100); 485 pcc_set(sock,(unsigned int)PLD_CFRSTCR,0x101); 487 pcc_set(sock,(unsigned int)PLD_CFRSTCR,0x100); 708 base = (ulong)PLD_CFRSTCR;
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/include/asm/m32104ut/ |
H A D | m32104ut_pld.h | 40 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/include/asm/m32104ut/ |
H A D | m32104ut_pld.h | 40 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/include/asm/m32700ut/ |
H A D | m32700ut_pld.h | 38 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/include/asm/opsput/ |
H A D | opsput_pld.h | 34 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/include/asm/m32700ut/ |
H A D | m32700ut_pld.h | 38 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/include/asm/opsput/ |
H A D | opsput_pld.h | 34 #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) macro
|
Completed in 121 milliseconds