Searched refs:NV04_PFIFO_CACHE1_DMA_FETCH (Results 1 - 8 of 8) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/gpu/drm/nouveau/
H A Dnv04_fifo.c179 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, nv_ri32(dev, fc + 16));
229 RAMFC_WR(DMA_FETCH, nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH));
H A Dnv10_fifo.c101 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, nv_ri32(dev, fc + 20));
159 nv_wi32(dev, fc + 20, nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH));
H A Dnv40_fifo.c103 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, tmp);
169 tmp = nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH);
H A Dnouveau_reg.h483 #define NV04_PFIFO_CACHE1_DMA_FETCH 0x00003224 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/gpu/drm/nouveau/
H A Dnv04_fifo.c179 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, nv_ri32(dev, fc + 16));
229 RAMFC_WR(DMA_FETCH, nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH));
H A Dnv10_fifo.c101 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, nv_ri32(dev, fc + 20));
159 nv_wi32(dev, fc + 20, nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH));
H A Dnv40_fifo.c103 nv_wr32(dev, NV04_PFIFO_CACHE1_DMA_FETCH, tmp);
169 tmp = nv_rd32(dev, NV04_PFIFO_CACHE1_DMA_FETCH);
H A Dnouveau_reg.h483 #define NV04_PFIFO_CACHE1_DMA_FETCH 0x00003224 macro

Completed in 182 milliseconds