Searched refs:NV03_PFIFO_CACHE1_PUSH1_DMA (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/gpu/drm/nouveau/
H A Dnv04_fifo.c193 NV03_PFIFO_CACHE1_PUSH1_DMA | chan->id);
H A Dnv10_fifo.c129 NV03_PFIFO_CACHE1_PUSH1_DMA | chan->id);
H A Dnouveau_reg.h476 #define NV03_PFIFO_CACHE1_PUSH1_DMA (1<<8) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/gpu/drm/nouveau/
H A Dnv04_fifo.c193 NV03_PFIFO_CACHE1_PUSH1_DMA | chan->id);
H A Dnv10_fifo.c129 NV03_PFIFO_CACHE1_PUSH1_DMA | chan->id);
H A Dnouveau_reg.h476 #define NV03_PFIFO_CACHE1_PUSH1_DMA (1<<8) macro

Completed in 193 milliseconds