Searched refs:MULDESTReg (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/arm/
H A Darmemu.c945 if (MULLHSReg == MULDESTReg)
948 state->Reg[MULDESTReg] = 0;
950 else if (MULDESTReg != 15)
951 state->Reg[MULDESTReg] = state->Reg[MULLHSReg] * rhs;
983 if (MULLHSReg == MULDESTReg)
986 state->Reg[MULDESTReg] = 0;
990 else if (MULDESTReg != 15)
994 state->Reg[MULDESTReg] = dest;
1027 if (MULLHSReg == MULDESTReg)
1030 state->Reg[MULDESTReg]
[all...]
H A Darmemu.h324 #define MULDESTReg (BITS (16, 19)) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/arm/
H A Darmemu.c945 if (MULLHSReg == MULDESTReg)
948 state->Reg[MULDESTReg] = 0;
950 else if (MULDESTReg != 15)
951 state->Reg[MULDESTReg] = state->Reg[MULLHSReg] * rhs;
983 if (MULLHSReg == MULDESTReg)
986 state->Reg[MULDESTReg] = 0;
990 else if (MULDESTReg != 15)
994 state->Reg[MULDESTReg] = dest;
1027 if (MULLHSReg == MULDESTReg)
1030 state->Reg[MULDESTReg]
[all...]
H A Darmemu.h324 #define MULDESTReg (BITS (16, 19)) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/arm/
H A Darmemu.c945 if (MULLHSReg == MULDESTReg)
948 state->Reg[MULDESTReg] = 0;
950 else if (MULDESTReg != 15)
951 state->Reg[MULDESTReg] = state->Reg[MULLHSReg] * rhs;
983 if (MULLHSReg == MULDESTReg)
986 state->Reg[MULDESTReg] = 0;
990 else if (MULDESTReg != 15)
994 state->Reg[MULDESTReg] = dest;
1027 if (MULLHSReg == MULDESTReg)
1030 state->Reg[MULDESTReg]
[all...]
H A Darmemu.h324 #define MULDESTReg (BITS (16, 19)) macro

Completed in 117 milliseconds