Searched refs:MM_IO_BASE_SINTC (Results 1 - 8 of 8) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-bcmring/
H A Dirq.c60 MM_IO_BASE_SINTC + INTCHW_INTENCLEAR);
66 MM_IO_BASE_SINTC + INTCHW_INTENABLE);
117 vic_init((void __iomem *)MM_IO_BASE_SINTC, &bcmring_irq2_chip,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-bcmring/
H A Dirq.c60 MM_IO_BASE_SINTC + INTCHW_INTENCLEAR);
66 MM_IO_BASE_SINTC + INTCHW_INTENABLE);
117 vic_init((void __iomem *)MM_IO_BASE_SINTC, &bcmring_irq2_chip,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-bcmring/include/mach/csp/
H A Dmm_io.h131 #define MM_IO_BASE_SINTC MM_IO_PHYS_TO_VIRT(MM_ADDR_IO_SINTC) macro
H A DintcHw_reg.h42 #define INTCHW_SINTC ((void *)MM_IO_BASE_SINTC)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-bcmring/include/mach/csp/
H A Dmm_io.h131 #define MM_IO_BASE_SINTC MM_IO_PHYS_TO_VIRT(MM_ADDR_IO_SINTC) macro
H A DintcHw_reg.h42 #define INTCHW_SINTC ((void *)MM_IO_BASE_SINTC)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-bcmring/include/mach/
H A Dentry-macro.S44 ldr \base, =(MM_IO_BASE_SINTC)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-bcmring/include/mach/
H A Dentry-macro.S44 ldr \base, =(MM_IO_BASE_SINTC)

Completed in 109 milliseconds