Searched refs:MMU_PTEH (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/include/asm/
H A Dmmu_context_32.h33 : "r" (asid), "m" (__m(MMU_PTEH)),
43 : "m" (__m(MMU_PTEH)));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/include/asm/
H A Dmmu_context_32.h33 : "r" (asid), "m" (__m(MMU_PTEH)),
43 : "m" (__m(MMU_PTEH)));
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/include/cpu-sh3/cpu/
H A Dmmu_context.h13 #define MMU_PTEH 0xFFFFFFF0 /* Page table entry register HIGH */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/include/cpu-sh3/cpu/
H A Dmmu_context.h13 #define MMU_PTEH 0xFFFFFFF0 /* Page table entry register HIGH */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/include/cpu-sh4/cpu/
H A Dmmu_context.h13 #define MMU_PTEH 0xFF000000 /* Page table entry register HIGH */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/include/cpu-sh4/cpu/
H A Dmmu_context.h13 #define MMU_PTEH 0xFF000000 /* Page table entry register HIGH */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/mm/
H A Dtlb-pteaex.c33 __raw_writel(vpn, MMU_PTEH);
H A Dtlb-sh3.c44 __raw_writel(vpn, MMU_PTEH);
H A Dtlb-sh4.c32 __raw_writel(vpn, MMU_PTEH);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/mm/
H A Dtlb-pteaex.c33 __raw_writel(vpn, MMU_PTEH);
H A Dtlb-sh3.c44 __raw_writel(vpn, MMU_PTEH);
H A Dtlb-sh4.c32 __raw_writel(vpn, MMU_PTEH);

Completed in 137 milliseconds