Searched refs:MDREFR_E0PIN (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-pxa/include/mach/
H A Dpxa2xx-regs.h83 #define MDREFR_E0PIN (1 << 12) /* SDCKE0 Level Control/Status */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-pxa/include/mach/
H A Dpxa2xx-regs.h83 #define MDREFR_E0PIN (1 << 12) /* SDCKE0 Level Control/Status */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h1563 #define MDREFR_E0PIN (1 << 16) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h1563 #define MDREFR_E0PIN (1 << 16) macro

Completed in 217 milliseconds