Searched refs:MCFSIM_DCR (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m68k/include/asm/
H A Dm5307sim.h87 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm5407sim.h70 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm527xsim.h41 #define MCFSIM_DCR 0x40 /* SDRAM control */ macro
49 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro
H A Dm523xsim.h38 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro
H A Dm5249sim.h53 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm528xsim.h38 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m68k/include/asm/
H A Dm5307sim.h87 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm5407sim.h70 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm527xsim.h41 #define MCFSIM_DCR 0x40 /* SDRAM control */ macro
49 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro
H A Dm523xsim.h38 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro
H A Dm5249sim.h53 #define MCFSIM_DCR 0x100 /* DRAM Control reg (r/w) */ macro
H A Dm528xsim.h38 #define MCFSIM_DCR 0x44 /* SDRAM control */ macro

Completed in 202 milliseconds