Searched refs:MCCR_IIV (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/mm/
H A Dcache.c16 #define MCCR_IIV (1UL << 6) /* I-cache invalidate */ macro
21 #define MCCR_ICACHE_INV (MCCR_CC|MCCR_IIV)
27 #define MCCR_IIV (1UL << 0) /* I-cache invalidate */ macro
28 #define MCCR_ICACHE_INV MCCR_IIV
31 #define MCCR_IIV (1UL << 8) /* I-cache invalidate */ macro
36 #define MCCR_ICACHE_INV MCCR_IIV
65 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
87 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m32r/mm/
H A Dcache.c16 #define MCCR_IIV (1UL << 6) /* I-cache invalidate */ macro
21 #define MCCR_ICACHE_INV (MCCR_CC|MCCR_IIV)
27 #define MCCR_IIV (1UL << 0) /* I-cache invalidate */ macro
28 #define MCCR_ICACHE_INV MCCR_IIV
31 #define MCCR_IIV (1UL << 8) /* I-cache invalidate */ macro
36 #define MCCR_ICACHE_INV MCCR_IIV
65 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
87 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */

Completed in 67 milliseconds