Searched refs:L2X0_AUX_CTRL (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/include/asm/hardware/
H A Dcache-l2x0.h29 #define L2X0_AUX_CTRL 0x104 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/include/asm/hardware/
H A Dcache-l2x0.h29 #define L2X0_AUX_CTRL 0x104 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-brcm/
H A Dcache-l310.c197 aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL);
221 writel_relaxed(aux, l2x0_base + L2X0_AUX_CTRL);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-brcm/
H A Dcache-l310.c197 aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL);
221 writel_relaxed(aux, l2x0_base + L2X0_AUX_CTRL);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mm/
H A Dcache-l2x0.c219 aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL);
254 writel_relaxed(aux, l2x0_base + L2X0_AUX_CTRL);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mm/
H A Dcache-l2x0.c219 aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL);
254 writel_relaxed(aux, l2x0_base + L2X0_AUX_CTRL);

Completed in 165 milliseconds