Searched refs:JZ_REG_GPIO_DIRECTION_SET (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/jz4740/
H A Dgpio.c65 #define JZ_REG_GPIO_DIRECTION_SET 0x64 macro
227 writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_SET));
250 writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_SET));
300 reg += JZ_REG_GPIO_DIRECTION_SET;
398 jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET);
406 jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/jz4740/
H A Dgpio.c65 #define JZ_REG_GPIO_DIRECTION_SET 0x64 macro
227 writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_SET));
250 writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_SET));
300 reg += JZ_REG_GPIO_DIRECTION_SET;
398 jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET);
406 jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET);

Completed in 188 milliseconds