/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/include/opcode/ |
H A D | i370.h | 219 #define I370_OPERAND_GPR (0x08) 218 #define I370_OPERAND_GPR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/include/opcode/ |
H A D | i370.h | 219 #define I370_OPERAND_GPR (0x08) 218 #define I370_OPERAND_GPR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/include/opcode/ |
H A D | i370.h | 219 #define I370_OPERAND_GPR (0x08) 218 #define I370_OPERAND_GPR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/ |
H A D | i370-opc.c | 88 I370_OPERAND_GPR register, must name a register, must be present 106 { 4, 4, 0, 0, I370_OPERAND_GPR, "RR R1" }, 111 { 4, 0, 0, 0, I370_OPERAND_GPR, "RR R2" }, 121 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRE R1" }, 126 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRE R2" }, 131 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRF R1" }, 136 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRF R2" }, 141 { 4, 12, 0, 0, I370_OPERAND_GPR, "RRF R3" }, 146 { 4, 20, 0, 0, I370_OPERAND_GPR, "RX R1" }, 151 { 4, 16, 0, 0, I370_OPERAND_GPR | I370_OPERAND_INDE [all...] |
H A D | i370-dis.c | 144 else if ((operand->flags & I370_OPERAND_GPR) != 0)
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/ |
H A D | i370-opc.c | 88 I370_OPERAND_GPR register, must name a register, must be present 106 { 4, 4, 0, 0, I370_OPERAND_GPR, "RR R1" }, 111 { 4, 0, 0, 0, I370_OPERAND_GPR, "RR R2" }, 121 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRE R1" }, 126 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRE R2" }, 131 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRF R1" }, 136 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRF R2" }, 141 { 4, 12, 0, 0, I370_OPERAND_GPR, "RRF R3" }, 146 { 4, 20, 0, 0, I370_OPERAND_GPR, "RX R1" }, 151 { 4, 16, 0, 0, I370_OPERAND_GPR | I370_OPERAND_INDE [all...] |
H A D | i370-dis.c | 144 else if ((operand->flags & I370_OPERAND_GPR) != 0)
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/ |
H A D | i370-opc.c | 88 I370_OPERAND_GPR register, must name a register, must be present 106 { 4, 4, 0, 0, I370_OPERAND_GPR, "RR R1" }, 111 { 4, 0, 0, 0, I370_OPERAND_GPR, "RR R2" }, 121 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRE R1" }, 126 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRE R2" }, 131 { 4, 4, 0, 0, I370_OPERAND_GPR, "RRF R1" }, 136 { 4, 0, 0, 0, I370_OPERAND_GPR, "RRF R2" }, 141 { 4, 12, 0, 0, I370_OPERAND_GPR, "RRF R3" }, 146 { 4, 20, 0, 0, I370_OPERAND_GPR, "RX R1" }, 151 { 4, 16, 0, 0, I370_OPERAND_GPR | I370_OPERAND_INDE [all...] |
H A D | i370-dis.c | 144 else if ((operand->flags & I370_OPERAND_GPR) != 0)
|