/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/ |
H A D | ia64-opc-m.c | 74 #define EMPTY 0,0,NULL macro 80 {"chk.a.nc", M0, OpX3 (0, 4), {R1, TGT25c}, EMPTY}, 81 {"chk.a.clr", M0, OpX3 (0, 5), {R1, TGT25c}, EMPTY}, 82 {"chk.a.nc", M0, OpX3 (0, 6), {F1, TGT25c}, EMPTY}, 83 {"chk.a.clr", M0, OpX3 (0, 7), {F1, TGT25c}, EMPTY}, 85 {"invala", M0, OpX3X4X2 (0, 0, 0, 1), {}, EMPTY}, 86 {"fwb", M0, OpX3X4X2 (0, 0, 0, 2), {}, EMPTY}, 87 {"mf", M0, OpX3X4X2 (0, 0, 2, 2), {}, EMPTY}, 88 {"mf.a", M0, OpX3X4X2 (0, 0, 3, 2), {}, EMPTY}, 89 {"srlz.d", M0, OpX3X4X2 (0, 0, 0, 3), {}, EMPTY}, 1118 #undef EMPTY macro [all...] |
H A D | ia64-opc-a.c | 88 #define EMPTY 0,0,NULL macro 94 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 0), {R1, R2, R3}, EMPTY}, 95 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 1), {R1, R2, R3, C1}, EMPTY}, 96 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 1), {R1, R2, R3}, EMPTY}, 97 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 0), {R1, R2, R3, C1}, EMPTY}, 98 {"addp4", A, OpX2aVeX4X2b (8, 0, 0, 2, 0), {R1, R2, R3}, EMPTY}, 99 {"and", A, OpX2aVeX4X2b (8, 0, 0, 3, 0), {R1, R2, R3}, EMPTY}, 100 {"andcm", A, OpX2aVeX4X2b (8, 0, 0, 3, 1), {R1, R2, R3}, EMPTY}, 101 {"or", A, OpX2aVeX4X2b (8, 0, 0, 3, 2), {R1, R2, R3}, EMPTY}, 102 {"xor", A, OpX2aVeX4X2b (8, 0, 0, 3, 3), {R1, R2, R3}, EMPTY}, 419 #undef EMPTY macro [all...] |
H A D | ia64-opc-f.c | 83 #define EMPTY 0,0,NULL macro 89 {"frcpa.s0", f2, OpXbQSf (0, 1, 0, 0), {F1, P2, F2, F3}, EMPTY}, 91 {"frcpa.s1", f2, OpXbQSf (0, 1, 0, 1), {F1, P2, F2, F3}, EMPTY}, 92 {"frcpa.s2", f2, OpXbQSf (0, 1, 0, 2), {F1, P2, F2, F3}, EMPTY}, 93 {"frcpa.s3", f2, OpXbQSf (0, 1, 0, 3), {F1, P2, F2, F3}, EMPTY}, 95 {"frsqrta.s0", f2, OpXbQSf (0, 1, 1, 0), {F1, P2, F3}, EMPTY}, 97 {"frsqrta.s1", f2, OpXbQSf (0, 1, 1, 1), {F1, P2, F3}, EMPTY}, 98 {"frsqrta.s2", f2, OpXbQSf (0, 1, 1, 2), {F1, P2, F3}, EMPTY}, 99 {"frsqrta.s3", f2, OpXbQSf (0, 1, 1, 3), {F1, P2, F3}, EMPTY}, 101 {"fmin.s0", f, OpXbX6Sf (0, 0, 0x14, 0), {F1, F2, F3}, EMPTY}, 656 #undef EMPTY macro [all...] |
H A D | ia64-opc-i.c | 108 #define EMPTY 0,0,NULL macro 117 {"chk.s.i", I0, OpX3 (0, 1), {R2, TGT25b}, EMPTY}, 121 I, OpX3XbIhWh (0, a, b, c, d), {B1, R2, TAG13b}, EMPTY 135 {"mov", I, OpX3X6 (0, 0, 0x31), {R1, B2}, EMPTY}, 136 {"mov", I, OpX3 (0, 3), {PR, R2, IMM17}, EMPTY}, 139 {"mov", I, OpX3 (0, 2), {PR_ROT, IMM44}, EMPTY}, 140 {"mov", I, OpX3X6 (0, 0, 0x30), {R1, IP}, EMPTY}, 141 {"mov", I, OpX3X6 (0, 0, 0x33), {R1, PR}, EMPTY}, 142 {"mov.i", I, OpX3X6 (0, 0, 0x2a), {AR3, R2}, EMPTY}, 143 {"mov.i", I, OpX3X6 (0, 0, 0x0a), {AR3, IMM8}, EMPTY}, 338 #undef EMPTY macro [all...] |
H A D | ia64-opc-b.c | 75 #define EMPTY 0,0,NULL macro 91 #define BR(a,b,c,d,e) B0, OpX6BtypePaWhaD (0, a, b, c, d, e), {B2}, EMPTY 204 {"break.b", B0, OpX6 (0, 0x00), {IMMU21}, EMPTY}, 206 {"br.call.sptk.few", B, OpPaWhcD (1, 0, 1, 0), {B1, B2}, EMPTY}, 208 {"br.call.sptk.few.clr", B, OpPaWhcD (1, 0, 1, 1), {B1, B2}, EMPTY}, 210 {"br.call.spnt.few", B, OpPaWhcD (1, 0, 3, 0), {B1, B2}, EMPTY}, 212 {"br.call.spnt.few.clr", B, OpPaWhcD (1, 0, 3, 1), {B1, B2}, EMPTY}, 214 {"br.call.dptk.few", B, OpPaWhcD (1, 0, 5, 0), {B1, B2}, EMPTY}, 216 {"br.call.dptk.few.clr", B, OpPaWhcD (1, 0, 5, 1), {B1, B2}, EMPTY}, 218 {"br.call.dpnt.few", B, OpPaWhcD (1, 0, 7, 0), {B1, B2}, EMPTY}, 512 #undef EMPTY macro [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/ |
H A D | ia64-opc-m.c | 74 #define EMPTY 0,0,NULL macro 80 {"chk.a.nc", M0, OpX3 (0, 4), {R1, TGT25c}, EMPTY}, 81 {"chk.a.clr", M0, OpX3 (0, 5), {R1, TGT25c}, EMPTY}, 82 {"chk.a.nc", M0, OpX3 (0, 6), {F1, TGT25c}, EMPTY}, 83 {"chk.a.clr", M0, OpX3 (0, 7), {F1, TGT25c}, EMPTY}, 85 {"invala", M0, OpX3X4X2 (0, 0, 0, 1), {}, EMPTY}, 86 {"fwb", M0, OpX3X4X2 (0, 0, 0, 2), {}, EMPTY}, 87 {"mf", M0, OpX3X4X2 (0, 0, 2, 2), {}, EMPTY}, 88 {"mf.a", M0, OpX3X4X2 (0, 0, 3, 2), {}, EMPTY}, 89 {"srlz.d", M0, OpX3X4X2 (0, 0, 0, 3), {}, EMPTY}, 1118 #undef EMPTY macro [all...] |
H A D | ia64-opc-a.c | 88 #define EMPTY 0,0,NULL macro 94 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 0), {R1, R2, R3}, EMPTY}, 95 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 1), {R1, R2, R3, C1}, EMPTY}, 96 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 1), {R1, R2, R3}, EMPTY}, 97 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 0), {R1, R2, R3, C1}, EMPTY}, 98 {"addp4", A, OpX2aVeX4X2b (8, 0, 0, 2, 0), {R1, R2, R3}, EMPTY}, 99 {"and", A, OpX2aVeX4X2b (8, 0, 0, 3, 0), {R1, R2, R3}, EMPTY}, 100 {"andcm", A, OpX2aVeX4X2b (8, 0, 0, 3, 1), {R1, R2, R3}, EMPTY}, 101 {"or", A, OpX2aVeX4X2b (8, 0, 0, 3, 2), {R1, R2, R3}, EMPTY}, 102 {"xor", A, OpX2aVeX4X2b (8, 0, 0, 3, 3), {R1, R2, R3}, EMPTY}, 419 #undef EMPTY macro [all...] |
H A D | ia64-opc-f.c | 83 #define EMPTY 0,0,NULL macro 89 {"frcpa.s0", f2, OpXbQSf (0, 1, 0, 0), {F1, P2, F2, F3}, EMPTY}, 91 {"frcpa.s1", f2, OpXbQSf (0, 1, 0, 1), {F1, P2, F2, F3}, EMPTY}, 92 {"frcpa.s2", f2, OpXbQSf (0, 1, 0, 2), {F1, P2, F2, F3}, EMPTY}, 93 {"frcpa.s3", f2, OpXbQSf (0, 1, 0, 3), {F1, P2, F2, F3}, EMPTY}, 95 {"frsqrta.s0", f2, OpXbQSf (0, 1, 1, 0), {F1, P2, F3}, EMPTY}, 97 {"frsqrta.s1", f2, OpXbQSf (0, 1, 1, 1), {F1, P2, F3}, EMPTY}, 98 {"frsqrta.s2", f2, OpXbQSf (0, 1, 1, 2), {F1, P2, F3}, EMPTY}, 99 {"frsqrta.s3", f2, OpXbQSf (0, 1, 1, 3), {F1, P2, F3}, EMPTY}, 101 {"fmin.s0", f, OpXbX6Sf (0, 0, 0x14, 0), {F1, F2, F3}, EMPTY}, 656 #undef EMPTY macro [all...] |
H A D | ia64-opc-i.c | 108 #define EMPTY 0,0,NULL macro 117 {"chk.s.i", I0, OpX3 (0, 1), {R2, TGT25b}, EMPTY}, 121 I, OpX3XbIhWh (0, a, b, c, d), {B1, R2, TAG13b}, EMPTY 135 {"mov", I, OpX3X6 (0, 0, 0x31), {R1, B2}, EMPTY}, 136 {"mov", I, OpX3 (0, 3), {PR, R2, IMM17}, EMPTY}, 139 {"mov", I, OpX3 (0, 2), {PR_ROT, IMM44}, EMPTY}, 140 {"mov", I, OpX3X6 (0, 0, 0x30), {R1, IP}, EMPTY}, 141 {"mov", I, OpX3X6 (0, 0, 0x33), {R1, PR}, EMPTY}, 142 {"mov.i", I, OpX3X6 (0, 0, 0x2a), {AR3, R2}, EMPTY}, 143 {"mov.i", I, OpX3X6 (0, 0, 0x0a), {AR3, IMM8}, EMPTY}, 338 #undef EMPTY macro [all...] |
H A D | ia64-opc-b.c | 75 #define EMPTY 0,0,NULL macro 91 #define BR(a,b,c,d,e) B0, OpX6BtypePaWhaD (0, a, b, c, d, e), {B2}, EMPTY 204 {"break.b", B0, OpX6 (0, 0x00), {IMMU21}, EMPTY}, 206 {"br.call.sptk.few", B, OpPaWhcD (1, 0, 1, 0), {B1, B2}, EMPTY}, 208 {"br.call.sptk.few.clr", B, OpPaWhcD (1, 0, 1, 1), {B1, B2}, EMPTY}, 210 {"br.call.spnt.few", B, OpPaWhcD (1, 0, 3, 0), {B1, B2}, EMPTY}, 212 {"br.call.spnt.few.clr", B, OpPaWhcD (1, 0, 3, 1), {B1, B2}, EMPTY}, 214 {"br.call.dptk.few", B, OpPaWhcD (1, 0, 5, 0), {B1, B2}, EMPTY}, 216 {"br.call.dptk.few.clr", B, OpPaWhcD (1, 0, 5, 1), {B1, B2}, EMPTY}, 218 {"br.call.dpnt.few", B, OpPaWhcD (1, 0, 7, 0), {B1, B2}, EMPTY}, 512 #undef EMPTY macro [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/ |
H A D | ia64-opc-m.c | 74 #define EMPTY 0,0,NULL macro 80 {"chk.a.nc", M0, OpX3 (0, 4), {R1, TGT25c}, EMPTY}, 81 {"chk.a.clr", M0, OpX3 (0, 5), {R1, TGT25c}, EMPTY}, 82 {"chk.a.nc", M0, OpX3 (0, 6), {F1, TGT25c}, EMPTY}, 83 {"chk.a.clr", M0, OpX3 (0, 7), {F1, TGT25c}, EMPTY}, 85 {"invala", M0, OpX3X4X2 (0, 0, 0, 1), {}, EMPTY}, 86 {"fwb", M0, OpX3X4X2 (0, 0, 0, 2), {}, EMPTY}, 87 {"mf", M0, OpX3X4X2 (0, 0, 2, 2), {}, EMPTY}, 88 {"mf.a", M0, OpX3X4X2 (0, 0, 3, 2), {}, EMPTY}, 89 {"srlz.d", M0, OpX3X4X2 (0, 0, 0, 3), {}, EMPTY}, 1118 #undef EMPTY macro [all...] |
H A D | ia64-opc-a.c | 88 #define EMPTY 0,0,NULL macro 94 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 0), {R1, R2, R3}, EMPTY}, 95 {"add", A, OpX2aVeX4X2b (8, 0, 0, 0, 1), {R1, R2, R3, C1}, EMPTY}, 96 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 1), {R1, R2, R3}, EMPTY}, 97 {"sub", A, OpX2aVeX4X2b (8, 0, 0, 1, 0), {R1, R2, R3, C1}, EMPTY}, 98 {"addp4", A, OpX2aVeX4X2b (8, 0, 0, 2, 0), {R1, R2, R3}, EMPTY}, 99 {"and", A, OpX2aVeX4X2b (8, 0, 0, 3, 0), {R1, R2, R3}, EMPTY}, 100 {"andcm", A, OpX2aVeX4X2b (8, 0, 0, 3, 1), {R1, R2, R3}, EMPTY}, 101 {"or", A, OpX2aVeX4X2b (8, 0, 0, 3, 2), {R1, R2, R3}, EMPTY}, 102 {"xor", A, OpX2aVeX4X2b (8, 0, 0, 3, 3), {R1, R2, R3}, EMPTY}, 419 #undef EMPTY macro [all...] |
H A D | ia64-opc-f.c | 83 #define EMPTY 0,0,NULL macro 89 {"frcpa.s0", f2, OpXbQSf (0, 1, 0, 0), {F1, P2, F2, F3}, EMPTY}, 91 {"frcpa.s1", f2, OpXbQSf (0, 1, 0, 1), {F1, P2, F2, F3}, EMPTY}, 92 {"frcpa.s2", f2, OpXbQSf (0, 1, 0, 2), {F1, P2, F2, F3}, EMPTY}, 93 {"frcpa.s3", f2, OpXbQSf (0, 1, 0, 3), {F1, P2, F2, F3}, EMPTY}, 95 {"frsqrta.s0", f2, OpXbQSf (0, 1, 1, 0), {F1, P2, F3}, EMPTY}, 97 {"frsqrta.s1", f2, OpXbQSf (0, 1, 1, 1), {F1, P2, F3}, EMPTY}, 98 {"frsqrta.s2", f2, OpXbQSf (0, 1, 1, 2), {F1, P2, F3}, EMPTY}, 99 {"frsqrta.s3", f2, OpXbQSf (0, 1, 1, 3), {F1, P2, F3}, EMPTY}, 101 {"fmin.s0", f, OpXbX6Sf (0, 0, 0x14, 0), {F1, F2, F3}, EMPTY}, 656 #undef EMPTY macro [all...] |
H A D | ia64-opc-i.c | 108 #define EMPTY 0,0,NULL macro 117 {"chk.s.i", I0, OpX3 (0, 1), {R2, TGT25b}, EMPTY}, 121 I, OpX3XbIhWh (0, a, b, c, d), {B1, R2, TAG13b}, EMPTY 135 {"mov", I, OpX3X6 (0, 0, 0x31), {R1, B2}, EMPTY}, 136 {"mov", I, OpX3 (0, 3), {PR, R2, IMM17}, EMPTY}, 139 {"mov", I, OpX3 (0, 2), {PR_ROT, IMM44}, EMPTY}, 140 {"mov", I, OpX3X6 (0, 0, 0x30), {R1, IP}, EMPTY}, 141 {"mov", I, OpX3X6 (0, 0, 0x33), {R1, PR}, EMPTY}, 142 {"mov.i", I, OpX3X6 (0, 0, 0x2a), {AR3, R2}, EMPTY}, 143 {"mov.i", I, OpX3X6 (0, 0, 0x0a), {AR3, IMM8}, EMPTY}, 338 #undef EMPTY macro [all...] |
H A D | ia64-opc-b.c | 75 #define EMPTY 0,0,NULL macro 91 #define BR(a,b,c,d,e) B0, OpX6BtypePaWhaD (0, a, b, c, d, e), {B2}, EMPTY 204 {"break.b", B0, OpX6 (0, 0x00), {IMMU21}, EMPTY}, 206 {"br.call.sptk.few", B, OpPaWhcD (1, 0, 1, 0), {B1, B2}, EMPTY}, 208 {"br.call.sptk.few.clr", B, OpPaWhcD (1, 0, 1, 1), {B1, B2}, EMPTY}, 210 {"br.call.spnt.few", B, OpPaWhcD (1, 0, 3, 0), {B1, B2}, EMPTY}, 212 {"br.call.spnt.few.clr", B, OpPaWhcD (1, 0, 3, 1), {B1, B2}, EMPTY}, 214 {"br.call.dptk.few", B, OpPaWhcD (1, 0, 5, 0), {B1, B2}, EMPTY}, 216 {"br.call.dptk.few.clr", B, OpPaWhcD (1, 0, 5, 1), {B1, B2}, EMPTY}, 218 {"br.call.dpnt.few", B, OpPaWhcD (1, 0, 7, 0), {B1, B2}, EMPTY}, 512 #undef EMPTY macro [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/pci/hotplug/ |
H A D | rpaphp.h | 45 #define EMPTY 0 /* No card in slot */ macro 65 #define EMPTY 0 macro
|
H A D | rpaphp_pci.c | 83 slot->state = EMPTY; 102 info->adapter_status = EMPTY;
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/pci/hotplug/ |
H A D | rpaphp.h | 45 #define EMPTY 0 /* No card in slot */ macro 65 #define EMPTY 0 macro
|
H A D | rpaphp_pci.c | 83 slot->state = EMPTY; 102 info->adapter_status = EMPTY;
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/toolchains/hndtools-arm-linux-2.6.36-uclibc-4.5.3/usr/include/bits/ |
H A D | utmp.h | 101 #define EMPTY 0 /* No valid user accounting information. */ macro 115 /* Old Linux name for the EMPTY type. */ 116 #define UT_UNKNOWN EMPTY
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/toolchains/hndtools-arm-linux-2.6.36-uclibc-4.5.3/arm-linux/sysroot/usr/include/bits/ |
H A D | utmp.h | 101 #define EMPTY 0 /* No valid user accounting information. */ macro 115 /* Old Linux name for the EMPTY type. */ 116 #define UT_UNKNOWN EMPTY
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/toolchains/hndtools-arm-linux-2.6.36-uclibc-4.5.3/arm-brcm-linux-uclibcgnueabi/sysroot/usr/include/bits/ |
H A D | utmp.h | 101 #define EMPTY 0 /* No valid user accounting information. */ macro 115 /* Old Linux name for the EMPTY type. */ 116 #define UT_UNKNOWN EMPTY
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/busybox/miscutils/ |
H A D | last.c | 32 #if EMPTY != 0 || RUN_LVL != 1 || BOOT_TIME != 2 || NEW_TIME != 3 || \ 54 _TILDE = EMPTY, /* 0 */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/busybox/miscutils/ |
H A D | last.c | 32 #if EMPTY != 0 || RUN_LVL != 1 || BOOT_TIME != 2 || NEW_TIME != 3 || \ 54 _TILDE = EMPTY, /* 0 */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/busybox/miscutils/ |
H A D | last.c | 32 #if EMPTY != 0 || RUN_LVL != 1 || BOOT_TIME != 2 || NEW_TIME != 3 || \ 54 _TILDE = EMPTY, /* 0 */
|