Searched refs:CACR_DHCLK (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m68k/include/asm/
H A Dm5407sim.h127 #define CACR_DHCLK 0x08000000 /* Half data cache lock mode */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m68k/include/asm/
H A Dm5407sim.h127 #define CACR_DHCLK 0x08000000 /* Half data cache lock mode */ macro

Completed in 62 milliseconds