Searched refs:CACHE_SET_SIZE (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mm/
H A Dcache-xsc3l2.c36 #define CACHE_SET_SIZE(l2ctype) (CACHE_WAY_SIZE(l2ctype) >> CACHE_LINE_SHIFT) macro
64 for (set = 0; set < CACHE_SET_SIZE(l2ctype); set++) {
184 for (set = 0; set < CACHE_SET_SIZE(l2ctype); set++) {
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mm/
H A Dcache-xsc3l2.c36 #define CACHE_SET_SIZE(l2ctype) (CACHE_WAY_SIZE(l2ctype) >> CACHE_LINE_SHIFT) macro
64 for (set = 0; set < CACHE_SET_SIZE(l2ctype); set++) {
184 for (set = 0; set < CACHE_SET_SIZE(l2ctype); set++) {

Completed in 111 milliseconds