Searched refs:ASI_M_MXCC (Results 1 - 12 of 12) sorted by relevance
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sparc/include/asm/ |
| H A D | mxcc.h | 98 "i" (ASI_M_MXCC) : "g2", "g3");
111 "i" (ASI_M_MXCC) : "g2", "g3");
123 "r" (MXCC_EREG), "i" (ASI_M_MXCC),
132 "i" (ASI_M_MXCC));
|
| H A D | obio.h | 165 "i" (ASI_M_MXCC));
174 "i" (ASI_M_MXCC));
184 "i" (ASI_M_MXCC));
193 "i" (ASI_M_MXCC));
220 "i" (ASI_M_MXCC));
|
| H A D | viking.h | 206 "i" (ASI_M_MXCC)
|
| H A D | asi.h | 41 #define ASI_M_MXCC 0x02 /* Access to TI VIKING MXCC registers */ macro
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sparc/include/asm/ |
| H A D | mxcc.h | 98 "i" (ASI_M_MXCC) : "g2", "g3");
111 "i" (ASI_M_MXCC) : "g2", "g3");
123 "r" (MXCC_EREG), "i" (ASI_M_MXCC),
132 "i" (ASI_M_MXCC));
|
| H A D | obio.h | 165 "i" (ASI_M_MXCC));
174 "i" (ASI_M_MXCC));
184 "i" (ASI_M_MXCC));
193 "i" (ASI_M_MXCC));
220 "i" (ASI_M_MXCC));
|
| H A D | viking.h | 206 "i" (ASI_M_MXCC)
|
| H A D | asi.h | 41 #define ASI_M_MXCC 0x02 /* Access to TI VIKING MXCC registers */ macro
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sparc/mm/ |
| H A D | viking.S | 100 stda %g2, [%o2] ASI_M_MXCC
101 stda %g2, [%o3] ASI_M_MXCC
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sparc/mm/ |
| H A D | viking.S | 100 stda %g2, [%o2] ASI_M_MXCC
101 stda %g2, [%o3] ASI_M_MXCC
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sparc/kernel/ |
| H A D | entry.S | 354 stha %o1, [%o0] ASI_M_MXCC /* Clear PIL 14 in MXCC's ICLR */
372 ldda [%o0] ASI_M_MXCC, %o0
381 stha %o1, [%o0] ASI_M_MXCC /* Clear PIL 15 in MXCC's ICLR */
396 lduha [%l4] ASI_M_MXCC, %l5
399 stha %l5, [%l4] ASI_M_MXCC
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sparc/kernel/ |
| H A D | entry.S | 354 stha %o1, [%o0] ASI_M_MXCC /* Clear PIL 14 in MXCC's ICLR */
372 ldda [%o0] ASI_M_MXCC, %o0
381 stha %o1, [%o0] ASI_M_MXCC /* Clear PIL 15 in MXCC's ICLR */
396 lduha [%l4] ASI_M_MXCC, %l5
399 stha %l5, [%l4] ASI_M_MXCC
|
Completed in 146 milliseconds