Searched refs:L1C_OP_HITWRITEBACK (Results 1 - 5 of 5) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/cfe/cfe/arch/mips/cpu/rm7000/src/
H A Drm7000_l1cache.S72 #define L1C_OP_HITWRITEBACK 6 define
/asus-wl-520gu-7.0.1.45/src/cfe/cfe/arch/mips/cpu/sb1250/src/
H A Ddiag_l1cache.h57 #define L1C_OP_HITWRITEBACK 6 macro
H A Dsb1250_cpu.S93 #define L1C_OP_HITWRITEBACK 6 define
313 1: cache L1CACHEOP(L1C_D,L1C_OP_HITWRITEBACK),0(t0)
H A Dsb1250_l1cache.S87 #define L1C_OP_HITWRITEBACK 6 define
/asus-wl-520gu-7.0.1.45/src/cfe/cfe/arch/mips/cpu/rm5200/src/
H A Drm5200_l1cache.S73 #define L1C_OP_HITWRITEBACK 6 define

Completed in 47 milliseconds