Searched refs:Hit_Invalidate_I (Results 1 - 25 of 34) sorted by relevance

12

/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dbcm4710_cache.h70 "i" (Hit_Invalidate_I));
116 "i" (Hit_Invalidate_I));
208 cache_unroll(start,Hit_Invalidate_I);
H A Dmips32_cache.h82 "i" (Hit_Invalidate_I));
153 "i" (Hit_Invalidate_I));
239 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips64/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dr10kcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dmips64_cache.h73 "i" (Hit_Invalidate_I));
133 : "r" (addr), "i" (Hit_Invalidate_I));
214 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dbcm4710_cache.h71 "i" (Hit_Invalidate_I));
117 "i" (Hit_Invalidate_I));
209 cache_unroll(start,Hit_Invalidate_I);
H A Dmips32_cache.h82 "i" (Hit_Invalidate_I));
153 "i" (Hit_Invalidate_I));
239 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips64/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dr10kcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dmips64_cache.h73 "i" (Hit_Invalidate_I));
133 : "r" (addr), "i" (Hit_Invalidate_I));
214 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dbcm4710_cache.h70 "i" (Hit_Invalidate_I));
116 "i" (Hit_Invalidate_I));
208 cache_unroll(start,Hit_Invalidate_I);
H A Dmips32_cache.h82 "i" (Hit_Invalidate_I));
153 "i" (Hit_Invalidate_I));
239 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/
H A Dcacheops.h30 #define Hit_Invalidate_I 0x10 macro
H A Dmips32_cache.h82 "i" (Hit_Invalidate_I));
153 "i" (Hit_Invalidate_I));
239 cache_unroll(start,Hit_Invalidate_I);
H A Dbcm4710_cache.h71 "i" (Hit_Invalidate_I));
117 "i" (Hit_Invalidate_I));
209 cache_unroll(start,Hit_Invalidate_I);
H A Dr4kcache.h44 cache_op(Hit_Invalidate_I, addr);
82 : "i" (Hit_Invalidate_I), "r" (addr));
218 cache16_unroll32(start,Hit_Invalidate_I);
400 cache32_unroll32(start,Hit_Invalidate_I);
/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/mm/
H A Dc-r5432.c83 "i" (Hit_Invalidate_I));
129 "i" (Hit_Invalidate_I));
228 cache32_unroll32(start,Hit_Invalidate_I);

Completed in 142 milliseconds

12