Searched refs:DDB_PCI1_MEM_BASE (Results 1 - 6 of 6) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5xxx/ddb5477/
H A Dpci.c46 DDB_PCI1_MEM_BASE,
47 DDB_PCI1_MEM_BASE + DDB_PCI1_MEM_SIZE -1,
H A Dsetup.c272 ddb_set_pdar(DDB_IOPCIW0, DDB_PCI1_MEM_BASE, DDB_PCI1_MEM_SIZE, 32, 0, 1);
313 ddb_set_pmr(DDB_PCIINIT01, DDB_PCICMD_MEM, DDB_PCI1_MEM_BASE,
320 ddb_set_pdar(DDB_BARP00, DDB_PCI1_MEM_BASE, DDB_PCI1_MEM_SIZE, 32, 0, 1);
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/ddb5xxx/
H A Dddb5477.h183 #define DDB_PCI1_MEM_BASE 0x10000000 macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/ddb5xxx/
H A Dddb5477.h183 #define DDB_PCI1_MEM_BASE 0x10000000 macro
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/ddb5xxx/
H A Dddb5477.h183 #define DDB_PCI1_MEM_BASE 0x10000000 macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/ddb5xxx/
H A Dddb5477.h183 #define DDB_PCI1_MEM_BASE 0x10000000 macro

Completed in 15 milliseconds