Searched refs:DDB_PCI0_MEM_SIZE (Results 1 - 6 of 6) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5xxx/ddb5477/
H A Dpci.c35 DDB_PCI0_MEM_BASE + DDB_PCI0_MEM_SIZE -1,
H A Dsetup.c270 ddb_set_pdar(DDB_PCIW0, DDB_PCI0_MEM_BASE, DDB_PCI0_MEM_SIZE, 32, 0, 1);
322 ddb_set_pdar(DDB_BARP01, DDB_PCI0_MEM_BASE, DDB_PCI0_MEM_SIZE, 32, 0, 1);
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/ddb5xxx/
H A Dddb5477.h181 #define DDB_PCI0_MEM_SIZE 0x08000000 /* 128 MB */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/ddb5xxx/
H A Dddb5477.h181 #define DDB_PCI0_MEM_SIZE 0x08000000 /* 128 MB */ macro
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/ddb5xxx/
H A Dddb5477.h181 #define DDB_PCI0_MEM_SIZE 0x08000000 /* 128 MB */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/ddb5xxx/
H A Dddb5477.h181 #define DDB_PCI0_MEM_SIZE 0x08000000 /* 128 MB */ macro

Completed in 22 milliseconds