Searched refs:DDB_BARC0 (Results 1 - 6 of 6) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5xxx/ddb5477/
H A Ddebug.c82 {"DDB_BARC0", DDB_BASE + DDB_BARC0},
H A Dsetup.c281 ddb_out32(DDB_BARC0, 0xffffffff);
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/ddb5xxx/
H A Dddb5477.h85 #define DDB_BARC0 0x0210 /* PCI0 Control */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/ddb5xxx/
H A Dddb5477.h85 #define DDB_BARC0 0x0210 /* PCI0 Control */ macro
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/ddb5xxx/
H A Dddb5477.h85 #define DDB_BARC0 0x0210 /* PCI0 Control */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/ddb5xxx/
H A Dddb5477.h85 #define DDB_BARC0 0x0210 /* PCI0 Control */ macro

Completed in 44 milliseconds