Searched refs:DDB_BARC (Results 1 - 9 of 9) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/ddb5xxx/
H A Dddb5xxx.h148 #define DDB_BARC 0x0210 /* PCI Base Address Register Control [R/W] */ macro
H A Dddb5477.h82 #undef DDB_BARC macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/ddb5xxx/
H A Dddb5xxx.h148 #define DDB_BARC 0x0210 /* PCI Base Address Register Control [R/W] */ macro
H A Dddb5477.h82 #undef DDB_BARC macro
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/ddb5xxx/
H A Dddb5xxx.h148 #define DDB_BARC 0x0210 /* PCI Base Address Register Control [R/W] */ macro
H A Dddb5477.h82 #undef DDB_BARC macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/ddb5xxx/
H A Dddb5xxx.h148 #define DDB_BARC 0x0210 /* PCI Base Address Register Control [R/W] */ macro
H A Dddb5477.h82 #undef DDB_BARC macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5xxx/ddb5476/
H A Dsetup.c252 ddb_out32(DDB_BARC, 0xffffffff);

Completed in 45 milliseconds