Searched refs:a5 (Results 26 - 50 of 129) sorted by relevance

123456

/linux-master/arch/riscv/lib/
H A Dmemmove.S42 * Both Copy Modes: a5 - dest to src alignment offset
98 andi a5, a1, (SZREG - 1) /* Find the alignment offset of src (a1) */
99 slli a6, a5, 3 /* Multiply by 8 to convert that to bits to shift */
100 sub a5, a1, t3 /* Find the difference between src and dest */
154 add a1, t3, a5 /* Restore the src pointer */
160 andi a5, a4, (SZREG - 1) /* Find the alignment offset of src (a4) */
161 slli a6, a5, 3 /* Multiply by 8 to convert that to bits to shift */
162 sub a5, a4, t4 /* Find the difference between src and dest */
216 add a4, t4, a5 /* Restore the src pointer */
H A Dmemset.S59 la a5, 3f
63 add a5, a5, a4
64 jr a5
/linux-master/arch/riscv/kernel/
H A Dcopy-unaligned.S18 REG_L a5, SZREG(a1)
26 REG_S a5, SZREG(a0)
50 lb a5, 1(a1)
58 sb a5, 1(a0)
/linux-master/arch/powerpc/platforms/powernv/
H A Dopal-call.c17 s64 a4, s64 a5, s64 a6, s64 a7,
33 args[5] = a5;
70 s64 a4, s64 a5, s64 a6, s64 a7,
75 __trace_opal_entry(a0, a1, a2, a3, a4, a5, a6, a7, opcode);
76 ret = __opal_call(a0, a1, a2, a3, a4, a5, a6, a7, opcode, msr);
87 s64 a4, s64 a5, s64 a6, s64 a7,
97 int64_t a4, int64_t a5, int64_t a6, int64_t a7, int64_t opcode)
110 return __opal_call(a0, a1, a2, a3, a4, a5, a6, a7, opcode, msr);
116 ret = __opal_call_trace(a0, a1, a2, a3, a4, a5, a6, a7, opcode, msr);
118 ret = __opal_call(a0, a1, a2, a3, a4, a5, a
16 __trace_opal_entry(s64 a0, s64 a1, s64 a2, s64 a3, s64 a4, s64 a5, s64 a6, s64 a7, unsigned long opcode) argument
69 __opal_call_trace(s64 a0, s64 a1, s64 a2, s64 a3, s64 a4, s64 a5, s64 a6, s64 a7, unsigned long opcode, unsigned long msr) argument
86 __opal_call_trace(s64 a0, s64 a1, s64 a2, s64 a3, s64 a4, s64 a5, s64 a6, s64 a7, unsigned long opcode, unsigned long msr) argument
96 opal_call(int64_t a0, int64_t a1, int64_t a2, int64_t a3, int64_t a4, int64_t a5, int64_t a6, int64_t a7, int64_t opcode) argument
[all...]
/linux-master/arch/m68k/include/uapi/asm/
H A Dptrace.h64 unsigned long a5; member in struct:switch_stack
/linux-master/arch/loongarch/include/asm/
H A Dregdef.h17 #define a5 $r9 macro
H A Dkvm_para.h33 * Up to 6 arguments are passed in a1, a2, a3, a4, a5, a6.
134 register unsigned long a5 asm("a5") = arg4;
139 : "r"(fun), "r" (a1), "r" (a2), "r" (a3), "r" (a4), "r" (a5)
/linux-master/arch/xtensa/kernel/
H A Dmcount.S64 s32i a5, sp, 16
73 l32i a5, sp, 16
H A Dvectors.S707 s32e a0, a5, -16
708 s32e a1, a5, -12
709 s32e a2, a5, -8
710 s32e a3, a5, -4
719 l32e a0, a5, -16
720 l32e a1, a5, -12
721 l32e a2, a5, -8
722 l32e a3, a5, -4
737 s32e a5, a0, -28
754 l32e a5, a
[all...]
H A Dcoprocessor.S52 xchal_cp##x##_store a2 a3 a4 a5 a6; \
60 xchal_cp##x##_load a2 a3 a4 a5 a6; \
165 s32i a5, a1, PT_AREG5
255 l32i a5, a1, PT_AREG5
/linux-master/tools/testing/selftests/bpf/progs/
H A Dtest_usdt.c69 int BPF_USDT(usdt12, int a1, int a2, long a3, long a4, unsigned a5, argument
85 usdt12_args[4] = a5;
/linux-master/arch/m68k/lib/
H A Ddivsi3.S82 #define a5 REG (a5) define
H A Dmulsi3.S80 #define a5 REG (a5) define
H A Dumodsi3.S80 #define a5 REG (a5) define
H A Dmodsi3.S82 #define a5 REG (a5) define
/linux-master/arch/x86/platform/uv/
H A Dbios_uv.c24 u64 a4, u64 a5)
35 ret = efi_call_virt_pointer(tab, function, (u64)which, a1, a2, a3, a4, a5);
41 u64 a5)
48 ret = __uv_bios_call(which, a1, a2, a3, a4, a5);
55 u64 a4, u64 a5)
64 ret = __uv_bios_call(which, a1, a2, a3, a4, a5);
23 __uv_bios_call(enum uv_bios_cmd which, u64 a1, u64 a2, u64 a3, u64 a4, u64 a5) argument
40 uv_bios_call(enum uv_bios_cmd which, u64 a1, u64 a2, u64 a3, u64 a4, u64 a5) argument
54 uv_bios_call_irqsave(enum uv_bios_cmd which, u64 a1, u64 a2, u64 a3, u64 a4, u64 a5) argument
/linux-master/arch/mips/kernel/
H A Dscall64-o32.S70 load_a5: lw a5, 20(t0) # argument #6 from usp
127 sd a5, PT_R9(sp)
143 ld a5, PT_R9(sp)
172 li a5, 0
207 move a4, a5
208 move a5, a6
/linux-master/drivers/block/
H A Dswim_asm.S151 moveml %d1-%d5/%a0-%a5,%sp@-
154 moveml %sp@+, %d1-%d5/%a0-%a5
161 lea %a3@(read_data), %a5
201 moveb %a5@, %a4@+
205 moveb %a5@, %a4@+
/linux-master/arch/riscv/include/asm/
H A Dcompat.h55 compat_ulong_t a5; member in struct:compat_user_regs_struct
92 cregs->a5 = (compat_ulong_t) regs->a5;
129 regs->a5 = (unsigned long) cregs->a5;
H A Dptrace.h31 unsigned long a5; member in struct:pt_regs
166 offsetof(struct pt_regs, a5),
/linux-master/arch/nios2/lib/
H A Dmemcpy.c75 register op_t a0, a1, a2, a3, a4, a5, a6, a7; local
82 a5 = ((op_t *) srcp)[5];
90 ((op_t *) dstp)[5] = a5;
/linux-master/arch/x86/include/asm/xen/
H A Dhypercall.h135 #define __HYPERCALL_5ARG(a1,a2,a3,a4,a5) \
136 __HYPERCALL_4ARG(a1,a2,a3,a4) __arg5 = (unsigned long)(a5);
204 unsigned long a5)
207 __HYPERCALL_5ARG(a1, a2, a3, a4, a5);
240 unsigned long a5)
245 res = xen_single_call(call, a1, a2, a3, a4, a5);
201 xen_single_call(unsigned int call, unsigned long a1, unsigned long a2, unsigned long a3, unsigned long a4, unsigned long a5) argument
237 privcmd_call(unsigned int call, unsigned long a1, unsigned long a2, unsigned long a3, unsigned long a4, unsigned long a5) argument
/linux-master/arch/arm64/crypto/
H A Dchacha-neon-core.S173 a5 .req w17
225 mov a5, v5.s[0]
248 add a1, a1, a5
288 eor a5, a5, a9
302 ror a5, a5, #20
315 add a1, a1, a5
355 eor a5, a5, a
[all...]
/linux-master/tools/perf/arch/s390/include/
H A Ddwarf-regs-table.h51 REG_DWARFNUM_NAME(a5, 53),
/linux-master/include/xen/arm/
H A Dhypercall.h46 unsigned long a4, unsigned long a5);

Completed in 191 milliseconds

123456