Searched refs:map (Results 26 - 50 of 2546) sorted by path

1234567891011>>

/linux-master/arch/sh/boards/mach-rsk/
H A Dsetup.c15 #include <linux/mtd/map.h>
/linux-master/arch/sparc/include/asm/
H A Dbitext.h15 unsigned long *map; member in struct:bit_map
26 void bit_map_init(struct bit_map *t, unsigned long *map, int size);
H A Diommu-common.h32 unsigned long *map; member in struct:iommu_map_table
H A Diommu_64.h23 unsigned long *map; member in struct:iommu_arena
/linux-master/arch/sparc/kernel/
H A Dof_device_common.h32 int (*map)(u32 *addr, const u32 *range, member in struct:of_bus
/linux-master/arch/sparc/lib/
H A Dbitext.c19 * bit_map_string_get - find and set a bit string in bit map.
20 * @t: the bit map.
24 * Returns offset in the map or -1 if out of space.
60 off_new = find_next_zero_bit(t->map, t->size, offset);
81 while (test_bit(offset + i, t->map) == 0) {
84 bitmap_set(t->map, offset, len);
87 (t->map, t->size,
111 if (test_bit(offset + i, t->map) == 0)
113 __clear_bit(offset + i, t->map);
121 void bit_map_init(struct bit_map *t, unsigned long *map, in argument
[all...]
/linux-master/arch/x86/include/uapi/asm/
H A De820.h4 #define E820MAP 0x2d0 /* our map */
12 * internal memory map tables to have room for these additional
18 * of three memory map entries per node is "enough" entries for
20 * use of additional EFI map entries. Future platforms may want
67 struct e820entry map[E820_X_MAX]; member in struct:e820map
/linux-master/drivers/atm/
H A Dfore200e.h809 int (*map)(struct fore200e*); member in struct:fore200e_bus
/linux-master/drivers/clk/actions/
H A Dowl-reset.c18 const struct owl_reset_map *map = &reset->reset_map[id]; local
20 return regmap_update_bits(reset->regmap, map->reg, map->bit, 0);
27 const struct owl_reset_map *map = &reset->reset_map[id]; local
29 return regmap_update_bits(reset->regmap, map->reg, map->bit, map->bit);
46 const struct owl_reset_map *map = &reset->reset_map[id]; local
50 ret = regmap_read(reset->regmap, map->reg, &reg);
58 return !(map
[all...]
/linux-master/drivers/clk/berlin/
H A Dberlin2-div.h68 struct berlin2_div_map map; member in struct:berlin2_div_data
73 berlin2_div_register(const struct berlin2_div_map *map,
H A Dberlin2-pll.c22 struct berlin2_pll_map map; member in struct:berlin2_pll
45 struct berlin2_pll_map *map = &pll->map; local
50 fbdiv = (val >> map->fbdiv_shift) & FBDIV_MASK;
51 rfdiv = (val >> map->rfdiv_shift) & RFDIV_MASK;
58 vcodivsel = (val >> map->divsel_shift) & DIVSEL_MASK;
59 vcodiv = map->vcodiv[vcodivsel];
66 rate *= fbdiv * map->mult;
77 berlin2_pll_register(const struct berlin2_pll_map *map, argument
89 memcpy(&pll->map, ma
[all...]
H A Dberlin2-pll.h19 int berlin2_pll_register(const struct berlin2_pll_map *map,
/linux-master/drivers/clk/meson/
H A Dparm.h30 static inline unsigned int meson_parm_read(struct regmap *map, struct parm *p) argument
34 regmap_read(map, p->reg_off, &val);
38 static inline void meson_parm_write(struct regmap *map, struct parm *p, argument
41 regmap_update_bits(map, p->reg_off, SETPMASK(p->width, p->shift),
H A Dvid-pll-div.c82 div = _get_table_val(meson_parm_read(clk->map, &pll_div->val),
83 meson_parm_read(clk->map, &pll_div->sel));
/linux-master/drivers/gpu/drm/nouveau/include/nvkm/core/
H A Dgpuobj.h23 void __iomem *map; member in struct:nvkm_gpuobj
31 int (*map)(struct nvkm_gpuobj *, u64 offset, struct nvkm_vmm *, member in struct:nvkm_gpuobj_func
/linux-master/drivers/gpu/drm/nouveau/nvkm/core/
H A Dgpuobj.c35 return ioread32_native(gpuobj->map + offset);
41 iowrite32_native(data, gpuobj->map + offset);
78 .map = nvkm_gpuobj_heap_map,
86 .map = nvkm_gpuobj_heap_map,
92 gpuobj->map = nvkm_kmap(gpuobj->memory);
93 if (likely(gpuobj->map))
97 return gpuobj->map;
103 .map = nvkm_gpuobj_heap_map,
141 .map = nvkm_gpuobj_map,
149 .map
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
H A Dmxm.c49 /* These map MXM v2.x digital connection values to the appropriate SOR/link,
81 u16 map = nvbios_rd16(bios, mxm + 4); local
82 if (map) {
83 ver = nvbios_rd08(bios, map);
85 if (conn < nvbios_rd08(bios, map + 3)) {
86 map += nvbios_rd08(bios, map + 1);
87 map += conn;
88 return nvbios_rd08(bios, map);
94 nvkm_warn(subdev, "unknown sor map
118 u16 map = nvbios_rd16(bios, mxm + 6); local
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
H A Dmem.c74 struct nvkm_vmm_map map = { local
79 return nvkm_vmm_map(vmm, vma, argv, argc, &map);
106 .map = nvkm_mem_map_dma,
114 struct nvkm_vmm_map map = { local
119 return nvkm_vmm_map(vmm, vma, argv, argc, &map);
129 .map = nvkm_mem_map_sgl,
H A Dvmmnv04.c29 u32 ptei, u32 ptes, struct nvkm_vmm_map *map, u64 addr)
40 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
42 VMM_MAP_ITER_SGL(vmm, pt, ptei, ptes, map, nv04_vmm_pgt_pte);
47 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
52 VMM_WO032(pt, vmm, 8 + (ptei++ * 4), *map->dma++ | 0x00000003);
55 VMM_MAP_ITER_DMA(vmm, pt, ptei, ptes, map, nv04_vmm_pgt_pte);
81 struct nvkm_vmm_map *map)
28 nv04_vmm_pgt_pte(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map, u64 addr) argument
39 nv04_vmm_pgt_sgl(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map) argument
46 nv04_vmm_pgt_dma(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map) argument
80 nv04_vmm_valid(struct nvkm_vmm *vmm, void *argv, u32 argc, struct nvkm_vmm_map *map) argument
H A Dvmmnv44.c74 u32 ptei, u32 ptes, struct nvkm_vmm_map *map, u64 addr)
106 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
108 VMM_MAP_ITER_SGL(vmm, pt, ptei, ptes, map, nv44_vmm_pgt_pte);
113 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
119 nv44_vmm_pgt_fill(vmm, pt, map->dma, ptei, pten);
122 map->dma += pten;
128 tmp[i] = *map->dma++ >> 12;
137 nv44_vmm_pgt_fill(vmm, pt, map->dma, ptei, ptes);
138 map->dma += ptes;
142 VMM_MAP_ITER_DMA(vmm, pt, ptei, ptes, map, nv44_vmm_pgt_pt
73 nv44_vmm_pgt_pte(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map, u64 addr) argument
105 nv44_vmm_pgt_sgl(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map) argument
112 nv44_vmm_pgt_dma(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes, struct nvkm_vmm_map *map) argument
[all...]
/linux-master/drivers/gpu/drm/sun4i/
H A Dsun8i_vi_scaler.c870 static void sun8i_vi_scaler_set_coeff(struct regmap *map, u32 base, argument
890 regmap_write(map, SUN8I_SCALER_VSU_YHCOEFF0(base, i),
892 regmap_write(map, SUN8I_SCALER_VSU_YHCOEFF1(base, i),
894 regmap_write(map, SUN8I_SCALER_VSU_CHCOEFF0(base, i),
896 regmap_write(map, SUN8I_SCALER_VSU_CHCOEFF1(base, i),
903 regmap_write(map, SUN8I_SCALER_VSU_YVCOEFF(base, i),
905 regmap_write(map, SUN8I_SCALER_VSU_CVCOEFF(base, i),
/linux-master/drivers/infiniband/hw/mthca/
H A Dmthca_catas.c101 switch (swab32(readl(dev->catas_err.map)) >> 24) {
122 i, swab32(readl(dev->catas_err.map + i)));
139 if (readl(dev->catas_err.map + i)) {
153 dev->catas_err.map = NULL;
159 dev->catas_err.map = ioremap(addr, dev->catas_err.size * 4);
160 if (!dev->catas_err.map) {
161 mthca_warn(dev, "couldn't map catastrophic error region "
176 if (dev->catas_err.map)
177 iounmap(dev->catas_err.map);
/linux-master/drivers/infiniband/hw/qib/
H A Dqib_diag.c240 u32 __iomem *map = NULL; local
244 /* First, simplest case, offset is within the first map. */
247 map = krb32 + (offset / sizeof(u32));
254 * and a cheap check because if they are not in the first map
265 map = krb32 + (offset - dd->uregbase) / sizeof(u32);
307 map = (u32 __iomem *)dd->piobase + (offset / sizeof(u32));
311 if (!map && offs4k && dd->piovl15base) {
314 map = (u32 __iomem *)dd->piovl15base +
323 return map;
/linux-master/drivers/md/persistent-data/
H A DMakefile7 dm-space-map-common.o \
8 dm-space-map-disk.o \
9 dm-space-map-metadata.o \
/linux-master/drivers/media/rc/keymaps/
H A Drc-delock-61959.c7 #include <media/rc-map.h>
56 .map = {

Completed in 265 milliseconds

1234567891011>>