Searched refs:opcode (Results 226 - 250 of 736) sorted by relevance

1234567891011>>

/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/include/opcode/
H A Dtic80.h1 /* tic80.h -- Header file for TI TMS320C80 (MV) opcode table
25 /* The opcode table is an array of struct tic80_opcode. */
29 /* The opcode name. */
33 /* The opcode itself. Those bits which will be filled in with operands
36 unsigned long opcode; member in struct:tic80_opcode
38 /* The opcode mask. This is used by the disassembler. This is a mask
39 containing ones indicating those bits which must match the opcode
45 /* Special purpose flags for this opcode. */
57 /* The table itself is sorted by major opcode number, and is otherwise in
84 this structure, and op is the opcode valu
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/ld/testsuite/ld-sh/sh64/
H A Drelfail.exp49 # opcode, asflags, ldflags, expected or "" for fail
50 # opcode blank means rebuild relfail.o and set default as/ld options
133 set opcode [lindex $testentry 0]
138 set testname "SH64 relfail $opcode $as_options $ld_options"
144 if {$opcode == ""} {
171 puts $asm " $opcode"
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/gdb/
H A Dexpression.h32 Each exp_element is an opcode, except that some opcodes cause
42 by the preceding opcode. */
66 enum exp_opcode opcode; member in union:exp_element
H A Dsh-stub.c559 unsigned short opcode; local
563 opcode = *instrMem;
566 if ((opcode & COND_BR_MASK) == BT_INSTR)
570 displacement = (opcode & COND_DISP) << 1;
582 else if ((opcode & COND_BR_MASK) == BF_INSTR)
588 displacement = (opcode & COND_DISP) << 1;
598 else if ((opcode & UCOND_DBR_MASK) == BRA_INSTR)
600 displacement = (opcode & UCOND_DISP) << 1;
610 else if ((opcode & UCOND_RBR_MASK) == JSR_INSTR)
612 reg = (char) ((opcode
[all...]
H A Dproc-api.c225 ioctl_with_trace (int fd, long opcode, void *ptr, char *file, int line) argument
236 if (ioctl_table[i].value == opcode)
242 switch (opcode) {
276 opcode == PIOCSFAULT ? "PIOCSFAULT" : "PIOCGFAULT");
283 opcode == PIOCSENTRY ? "PIOCSENTRY" : "PIOCGENTRY");
290 opcode == PIOCSEXIT ? "PIOCSEXIT" : "PIOCGEXIT");
297 opcode == PIOCSHOLD ? "PIOCSHOLD" : "PIOCGHOLD");
370 "ioctl (<unknown %ld (0x%lx)) \n", opcode, opcode);
377 ret = ioctl (fd, opcode, pt
469 procfs_ctl_t opcode = arg[0]; local
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/include/opcode/
H A Ds390.h1 /* s390.h -- Header file for S390 opcode table
46 /* The opcode table is an array of struct s390_opcode. */
50 /* The opcode name. */
53 /* The opcode itself. Those bits which will be filled in with
55 unsigned char opcode[6]; member in struct:s390_opcode
57 /* The opcode mask. This is used by the disassembler. This is a
59 opcode field, and zeroes indicating those bits which need not
63 /* The opcode length in bytes. */
71 /* Bitmask of execution modes this opcode is available for. */
74 /* First cpu this opcode i
[all...]
H A Dtic80.h1 /* tic80.h -- Header file for TI TMS320C80 (MV) opcode table
25 /* The opcode table is an array of struct tic80_opcode. */
29 /* The opcode name. */
33 /* The opcode itself. Those bits which will be filled in with operands
36 unsigned long opcode; member in struct:tic80_opcode
38 /* The opcode mask. This is used by the disassembler. This is a mask
39 containing ones indicating those bits which must match the opcode
45 /* Special purpose flags for this opcode. */
57 /* The table itself is sorted by major opcode number, and is otherwise in
84 this structure, and op is the opcode valu
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/sim/h8300/
H A Dinst.h55 int opcode; member in struct:__anon1632
/netbsd-6-1-5-RELEASE/external/bsd/bind/dist/lib/lwres/
H A Dlwpacket.c91 lwres_buffer_putuint32(b, pkt->opcode);
124 pkt->opcode = lwres_buffer_getuint32(b);
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/gas/testsuite/gas/arm/
H A Dinst-po-3.d1 #name: .inst pseudo-opcode with automatic IT blocks test
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/gas/testsuite/gas/elf/
H A Ddwarf2-1.d70 Extended opcode 2: set Address to .*
74 Extended opcode 2: set Address to .*
75 Extended opcode 1: End of Sequence
H A Ddwarf2-2.d70 Extended opcode 2: set Address to .*
74 Extended opcode 2: set Address to .*
75 Extended opcode 1: End of Sequence
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/gas/testsuite/gas/i386/
H A Ddw2-compress-1.d93 Extended opcode 2: set Address to 0x0
97 Extended opcode 2: set Address to 0x4
98 Extended opcode 1: End of Sequence
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/sim/igen/
H A Dgen.c254 int last, insn_field_entry *field, opcode_field *opcode)
261 new_bits->opcode = opcode;
271 old_bits->field, old_bits->opcode);
395 /* Add the opcode path to the instructions list */
413 (*last)->opcode = opcodes;
440 new_insn->opcodes->opcode = opcodes;
462 ASSERT (table->opcode != NULL);
778 /* find a start point for the opcode field */
804 /* find the end point for the opcode fiel
251 new_opcode_bits(opcode_bits *old_bits, int value, int first, int last, insn_field_entry *field, opcode_field *opcode) argument
[all...]
H A Dgen-icache.c184 && ((bits->opcode->is_boolean && bits->value == 0)
185 || (!bits->opcode->is_boolean)))
198 if (bits->opcode->is_boolean)
201 lf_printf (file, "%d", bits->opcode->boolean_constant);
203 else if (bits->opcode->last < bits->field->last)
206 bits->value << (bits->field->last - bits->opcode->last));
221 && ((bits->opcode->is_boolean
224 strlen ("_is_")) == bits->opcode->boolean_constant))
225 || (!bits->opcode->is_boolean)))
229 comparison in someway matches that of the opcode fiel
[all...]
/netbsd-6-1-5-RELEASE/external/bsd/pcc/dist/pcc/f77/fcom/
H A Dputscj.c74 #define P2OP(x) (ops2[(x)->b_expr.opcode])
346 switch(opc = q->b_expr.opcode) {
398 q->b_expr.opcode = OPLSHIFT;
469 for (x1 = q; x1->b_expr.opcode == OPCOMMA;
489 fatal1("putx: invalid opcode %d", opc);
517 switch(q->b_expr.opcode) { /* check for special cases and rewrite */
522 while(q->tag==TEXPR && q->b_expr.opcode==OPCONV &&
537 if(q->tag==TEXPR && q->b_expr.opcode==OPCONV)
555 if ((k = ops2[q->b_expr.opcode]) <= 0)
556 fatal1("putop: invalid opcode
680 int opcode; local
835 int opcode; local
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/binutils/testsuite/binutils-all/x86-64/
H A Dcompressed-1a.d93 Extended opcode 2: set Address to 0x0
96 Special opcode 6: advance Address by 0 to 0x0 and Line by 1 to 12
98 Special opcode 229: advance Address by 16 to 0x10 and Line by 0 to 5
99 Special opcode 6: advance Address by 0 to 0x10 and Line by 1 to 6
101 Extended opcode 1: End of Sequence
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/opcodes/
H A Dsparc-opc.c30 #include "opcode/sparc.h"
71 /* Table of opcode architectures.
72 The order is defined in opcode/sparc.h. */
171 #define COMMUTEOP(opcode, op3, arch_mask) \
172 { opcode, F3(2, op3, 0), F3(~2, ~op3, ~0)|ASI(~0), "1,2,d", 0, arch_mask }, \
173 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "1,i,d", 0, arch_mask }, \
174 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "i,1,d", 0, arch_mask }
211 /* The v9 LDUW is the same as the old 'ld' opcode, it is not the same as the
1071 #define br(opcode, mask, lose, flags) \
1072 { opcode, (mas
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/opcodes/
H A Dsparc-opc.c30 #include "opcode/sparc.h"
71 /* Table of opcode architectures.
72 The order is defined in opcode/sparc.h. */
171 #define COMMUTEOP(opcode, op3, arch_mask) \
172 { opcode, F3(2, op3, 0), F3(~2, ~op3, ~0)|ASI(~0), "1,2,d", 0, arch_mask }, \
173 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "1,i,d", 0, arch_mask }, \
174 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "i,1,d", 0, arch_mask }
211 /* The v9 LDUW is the same as the old 'ld' opcode, it is not the same as the
1071 #define br(opcode, mask, lose, flags) \
1072 { opcode, (mas
[all...]
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/gas/config/
H A Dtc-i370.c35 #include "opcode/i370.h"
303 of the I370_OPCODE flags defined in opcode/i370.h. */
306 /* The base register to use for opcode with optional operands.
511 know ((op->opcode.i[0] & op->mask.i[0]) == op->opcode.i[0]
512 && (op->opcode.i[1] & op->mask.i[1]) == op->opcode.i[1]);
1912 const struct i370_opcode *opcode;
1927 /* Get the opcode. */
1933 /* Look up the opcode i
1898 const struct i370_opcode *opcode; local
[all...]
H A Dxtensa-relax.c112 /* The opname_list is a small list of names that we use for opcode and
176 is an opcode name with a list of operands. These are used for
524 xtensa_opcode opcode,
532 gas_assert (opcode < tt->num_opcodes);
534 prev = tt->table[opcode];
539 tt->table[opcode] = tl;
543 for (t_p = &tt->table[opcode]; (*t_p) != NULL; t_p = &(*t_p)->next)
1582 xtensa_opcode opcode;
1590 opcode = xtensa_opcode_lookup (isa, wbr_name_buf);
1591 if (opcode !
521 append_transition(TransitionTable *tt, xtensa_opcode opcode, TransitionRule *t, transition_cmp_fn cmp) argument
1580 xtensa_opcode opcode; local
1606 xtensa_opcode opcode; local
[all...]
H A Dtc-m68k.c30 #include "opcode/m68k.h"
353 const char *args; /* List of opcode info. */
356 int numo; /* Number of shorts in opcode. */
357 short opcode[11]; member in struct:m68k_it
367 int fragoff; /* Where in the current opcode the frag ends. */
423 #define addword(w) (the_ins.opcode[the_ins.numo++] = (w))
428 insop (int w, const struct m68k_incant *opcode) argument
431 for (z = the_ins.numo; z > opcode->m_codenum; --z)
432 the_ins.opcode[z] = the_ins.opcode[
1398 register const struct m68k_incant *opcode; local
3476 insop (reverse_16_bits (tmpreg), opcode); local
[all...]
H A Dtc-sparc.c26 #include "opcode/sparc.h"
198 unsigned long opcode; member in struct:sparc_it
263 /* Initialize the default opcode arch and word size from the default
277 as_fatal (_("Bad opcode table, broken assembler."));
346 * complicated gcc's ASM_SPECs, so now opcode selection is
483 as_fatal (_("Bad opcode table, broken assembler."));
698 /* Native operand size opcode translation. */
828 as_bad (_("Internal error: losing opcode: `%s' \"%s\"\n"),
847 as_bad (_("Internal error: can't find opcode `%s' for `%s'\n"),
1018 /* The assembled opcode o
1381 unsigned long opcode; local
[all...]
/netbsd-6-1-5-RELEASE/sys/dev/ic/
H A Dbha.c241 toggle.cmd.opcode = BHA_MBO_INTR_EN;
306 ccb->opcode = BHA_RESET_CCB;
316 ccb->opcode = (xs->datalen ? BHA_INIT_SCAT_GATH_CCB
494 hwsetup.cmd.opcode = BHA_INQUIRE_SETUP;
547 hwperiod.cmd.opcode = BHA_INQUIRE_PERIOD;
750 u_char opcode = ibuf[0]; local
755 switch (opcode) {
769 if (opcode != BHA_MBO_INTR_EN) {
805 if (opcode != BHA_INQUIRE_REVISION)
826 if (opcode !
[all...]
/netbsd-6-1-5-RELEASE/sys/coda/
H A Dcoda_psdev.c299 u_long opcode; local
310 /* Peek at the opcode, unique without transfering the data. */
318 opcode = tbuf[0];
322 myprintf(("vcwrite got a call for %ld.%ld\n", opcode, seq));
324 if (DOWNCALL(opcode)) {
332 error, opcode, seq));
336 return handleDownCall(opcode, &pbuf);
346 myprintf(("vcwrite: msg (%ld, %ld) not found\n", opcode, seq));
356 /* Don't need to copy opcode and uniquifier. */
371 error, opcode, se
[all...]

Completed in 212 milliseconds

1234567891011>>