Searched refs:u32 (Results 426 - 450 of 22522) sorted by relevance

<<11121314151617181920>>

/linux-master/drivers/platform/x86/intel/ifs/
H A Difs.h158 u32 chunk_size :16;
159 u32 num_chunks :8;
160 u32 rsvd1 :8;
161 u32 error_code :8;
162 u32 rsvd2 :11;
163 u32 max_core_limit :12;
164 u32 valid :1;
173 u32 error_code :8;
174 u32 chunks_in_stride :9;
175 u32 rsv
[all...]
/linux-master/include/linux/soc/qcom/
H A Dllcc-qcom.h65 u32 slice_id;
80 u32 reg_cnt;
81 u32 count_mask;
82 u32 ways_mask;
89 u32 trp_ecc_error_status0;
90 u32 trp_ecc_error_status1;
91 u32 trp_ecc_sb_err_syn0;
92 u32 trp_ecc_db_err_syn0;
93 u32 trp_ecc_error_cntr_clear;
94 u32 trp_interrupt_0_statu
[all...]
/linux-master/drivers/gpu/drm/imagination/
H A Dpvr_rogue_fwif.h49 u32 log_group_type;
78 u32 line_num;
79 u32 padding;
83 u32 trace_pointer;
85 u32 trace_buffer_fw_addr;
88 u32 *trace_buffer;
100 u32 data __aligned(8);
101 u32 reserved;
202 u32 fw_ctx_addr;
203 u32 num_ufo
[all...]
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_nbio.h30 u32 ref_and_mask_cp0;
31 u32 ref_and_mask_cp1;
32 u32 ref_and_mask_cp2;
33 u32 ref_and_mask_cp3;
34 u32 ref_and_mask_cp4;
35 u32 ref_and_mask_cp5;
36 u32 ref_and_mask_cp6;
37 u32 ref_and_mask_cp7;
38 u32 ref_and_mask_cp8;
39 u32 ref_and_mask_cp
[all...]
/linux-master/drivers/gpu/host1x/hw/
H A Dhw_host1x01_sync.h15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
28 * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
44 static inline u32 host1x_sync_syncpt_r(unsigned int id)
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id)
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id)
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id)
68 static inline u32 host1x_sync_cf_setup_r(unsigned int channel)
74 static inline u32 host1x_sync_cf_setup_base_v(u32 r)
80 static inline u32 host1x_sync_cf_setup_limit_
[all...]
H A Dhw_host1x02_sync.h15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
28 * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
44 static inline u32 host1x_sync_syncpt_r(unsigned int id)
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id)
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id)
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id)
68 static inline u32 host1x_sync_cf_setup_r(unsigned int channel)
74 static inline u32 host1x_sync_cf_setup_base_v(u32 r)
80 static inline u32 host1x_sync_cf_setup_limit_
[all...]
H A Dhw_host1x04_sync.h15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
28 * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
44 static inline u32 host1x_sync_syncpt_r(unsigned int id)
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id)
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id)
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id)
68 static inline u32 host1x_sync_cf_setup_r(unsigned int channel)
74 static inline u32 host1x_sync_cf_setup_base_v(u32 r)
80 static inline u32 host1x_sync_cf_setup_limit_
[all...]
H A Dhw_host1x05_sync.h15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
28 * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
44 static inline u32 host1x_sync_syncpt_r(unsigned int id)
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id)
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id)
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id)
68 static inline u32 host1x_sync_cf_setup_r(unsigned int channel)
74 static inline u32 host1x_sync_cf_setup_base_v(u32 r)
80 static inline u32 host1x_sync_cf_setup_limit_
[all...]
/linux-master/drivers/gpu/drm/vboxvideo/
H A Dvboxvideo.h95 u32 len_and_flags;
119 u32 host_events;
120 u32 supported_orders;
127 u32 data_offset;
129 u32 free_offset;
133 u32 record_first_index;
134 u32 record_free_index;
137 u32 partial_write_tresh;
139 u32 data_len;
205 u32 inde
[all...]
/linux-master/drivers/media/platform/chips-media/wave5/
H A Dwave5-vpuapi.h320 u32 product_id;
322 u32 product_version;
323 u32 fw_version;
324 u32 customer_id;
325 u32 support_decoders; /* bitmask */
326 u32 support_encoders; /* bitmask */
327 u32 support_backbone: 1;
328 u32 support_avc10bit_enc: 1;
329 u32 support_hevc10bit_enc: 1;
330 u32 support_vcore_backbon
[all...]
/linux-master/drivers/scsi/bfa/
H A Dbfa_fc.h43 u32 routing:4; /* routing bits */
44 u32 cat_info:4; /* category info */
46 u32 cat_info:4; /* category info */
47 u32 routing:4; /* routing bits */
49 u32 d_id:24; /* destination identifier */
51 u32 cs_ctl:8; /* class specific control */
52 u32 s_id:24; /* source identifier */
54 u32 type:8; /* data structure type */
55 u32 f_ctl:24; /* initial frame control */
64 u32 r
[all...]
/linux-master/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_catalog.h242 u32 id; \
243 u32 base; \
244 u32 len; \
257 u32 base;
258 u32 len;
259 u32 version;
264 u32 base;
265 u32 len;
277 u32 base;
278 u32 le
[all...]
H A Ddpu_hw_intf.h18 u32 width; /* active width */
19 u32 height; /* active height */
20 u32 xres; /* Display panel width */
21 u32 yres; /* Display panel height */
23 u32 h_back_porch;
24 u32 h_front_porch;
25 u32 v_back_porch;
26 u32 v_front_porch;
27 u32 hsync_pulse_width;
28 u32 vsync_pulse_widt
[all...]
/linux-master/drivers/infiniband/hw/vmw_pvrdma/
H A Dpvrdma_dev_api.h205 u32 gos_bits:2; /* W: PVRDMA_GOS_BITS_ */
206 u32 gos_type:4; /* W: PVRDMA_GOS_TYPE_ */
207 u32 gos_ver:16; /* W: Guest OS version. */
208 u32 gos_misc:10; /* W: Other. */
209 u32 pad; /* Pad to 8-byte alignment. */
219 u32 ex_comp_mask; /* EX verbs. */
220 u32 device_cap_flags2; /* EX verbs. */
221 u32 max_fa_bit_boundary; /* EX verbs. */
222 u32 log_max_atomic_inline_arg; /* EX verbs. */
223 u32 vendor_i
[all...]
/linux-master/drivers/crypto/amcc/
H A Dcrypto4xx_reg_def.h143 u32 rsv:7;
144 u32 dir_host:1;
145 u32 rsv1:2;
146 u32 bo_td_en:1;
147 u32 dis_pdr_upd:1;
148 u32 bo_sgpd_en:1;
149 u32 bo_data_en:1;
150 u32 bo_sa_en:1;
151 u32 bo_pd_en:1;
152 u32 rsv
[all...]
/linux-master/drivers/net/wireless/ath/ath12k/
H A Dhw.h145 u32 wbm2sw_cc_enable;
160 u32 qmi_service_ins_id;
168 u32 ce_count;
170 u32 target_ce_count;
172 u32 svc_to_ce_map_len;
192 u32 num_tcl_banks;
193 u32 max_tx_ring;
204 u32 rfkill_pin;
205 u32 rfkill_cfg;
206 u32 rfkill_on_leve
[all...]
/linux-master/drivers/net/wireless/marvell/mwifiex/
H A Dioctl.h20 u32 scan_cfg_len;
30 u32 mode;
31 u32 num_multicast_addr;
36 u32 channel;
37 u32 freq;
59 u32 length;
105 u32 sta_ao_timer;
106 u32 ps_sta_ao_timer;
121 u32 mcast_tx_frame;
122 u32 faile
[all...]
/linux-master/drivers/accel/ivpu/
H A Dvpu_jsm_api.h148 u32 job_id; /**< Job ID */
149 u32 flags; /**< Flags bit field, see VPU_JOB_FLAGS_* above */
154 u32 primary_preempt_buf_size;
156 u32 secondary_preempt_buf_size;
167 u32 engine_idx;
168 u32 head;
169 u32 tail;
199 u32 first_free_entry_index;
203 u32 wraparound_count;
227 u32 operation_typ
[all...]
/linux-master/drivers/gpu/drm/radeon/
H A Dkv_dpm.h45 u32 offset;
46 u32 mask;
47 u32 shift;
48 u32 value;
53 u32 block_id;
54 u32 signal_id;
55 u32 t;
59 u32 cntl;
60 u32 block_mask;
61 u32 block_shif
[all...]
/linux-master/drivers/infiniband/hw/irdma/
H A Dirdma.h86 u32 qp_id;
89 u32 use_cnt;
99 u32 no_of_mgs;
100 u32 dest_ip_addr[4];
114 u32 max_hw_wq_frags;
115 u32 max_hw_read_sges;
116 u32 max_hw_inline;
117 u32 max_hw_rq_quanta;
118 u32 max_hw_wq_quanta;
119 u32 min_hw_cq_siz
[all...]
/linux-master/security/selinux/include/
H A Dobjsec.h33 u32 osid; /* SID prior to last execve */
34 u32 sid; /* current SID */
35 u32 exec_sid; /* exec SID */
36 u32 create_sid; /* fscreate SID */
37 u32 keycreate_sid; /* keycreate SID */
38 u32 sockcreate_sid; /* fscreate SID */
50 u32 task_sid; /* SID of creating task */
51 u32 sid; /* SID of this object */
58 u32 sid; /* SID of open file description */
59 u32 fown_si
[all...]
/linux-master/drivers/net/wireless/ath/ath9k/
H A Dani.h63 u32 ackrcv_bad;
64 u32 rts_bad;
65 u32 rts_good;
66 u32 fcs_bad;
67 u32 beacons;
97 u32 listenTime;
98 u32 ofdmPhyErrCount;
99 u32 cckPhyErrCount;
104 u32 ast_ani_spurup;
105 u32 ast_ani_spurdow
[all...]
/linux-master/drivers/video/fbdev/via/
H A Dviafbdev.h30 u32 iga1_devices;
31 u32 iga2_devices;
50 u32 cursor_vram_addr;
51 u32 vq_vram_addr; /* virtual queue address in video ram */
52 int (*hw_bitblt)(void __iomem *engine, u8 op, u32 width, u32 height,
53 u8 dst_bpp, u32 dst_addr, u32 dst_pitch, u32 dst_x, u32 dst_
[all...]
/linux-master/drivers/media/pci/cx18/
H A Dcx18-cards.h47 u32 video_input; /* hardware video input */
52 u32 audio_input; /* hardware audio input */
68 u32 direction; /* DIR setting. Leave to 0 if no init is needed */
69 u32 initial_value;
73 u32 active_lo_mask; /* GPIO outputs that reset i2c chips when low */
74 u32 active_hi_mask; /* GPIO outputs that reset i2c chips when high */
77 u32 ir_reset_mask; /* GPIO to reset the Zilog Z8F0811 IR controller */
81 u32 mask; /* leave to 0 if not supported */
82 u32 tuner;
83 u32 linei
[all...]
/linux-master/include/linux/platform_data/
H A Dmlxreg.h137 u32 reg;
138 u32 mask;
139 u32 bit;
140 u32 capability;
141 u32 reg_prsnt;
142 u32 reg_sync;
143 u32 reg_pwr;
144 u32 reg_ena;
149 u32 health_cntr;
174 u32 aggr_mas
[all...]

Completed in 521 milliseconds

<<11121314151617181920>>