Searched refs:which (Results 26 - 50 of 532) sorted by relevance

1234567891011>>

/haiku-buildtools/gcc/libgcc/config/rl78/
H A Ddivmodqi.S28 .macro MAKE_GENERIC which,need_result
46 START_FUNC __generic_qidivmod\which
48 num_lt_den\which:
57 num_eq_den\which:
65 den_is_zero\which:
87 bz $num_eq_den\which
88 bnh $num_lt_den\which
99 bz $den_is_zero\which
101 den_not_zero\which:
112 shift_den_bit\which
[all...]
H A Ddivmodhi.S28 .macro MAKE_GENERIC which,need_result
58 START_FUNC __generic_hidivmod\which
60 num_lt_den\which:
88 bh $num_lt_den\which
102 bnz $den_not_zero\which
106 den_not_zero\which:
117 shift_den_bit\which:
120 bc $enter_main_loop\which
122 bh $enter_main_loop\which
140 ;; actual bit *mask*, we just need to keep track of which bi
[all...]
H A Ddivmodsi.S28 .macro MAKE_GENERIC which,need_result
70 START_FUNC __generic_sidivmod\which
72 num_lt_den\which:
84 shift_den_bit16\which:
97 br $shift_den_bit\which
121 bh $num_lt_den\which
157 bnz $den_not_zero\which
162 den_not_zero\which:
179 bnz $shift_den_bit\which
182 bnh $shift_den_bit16\which
[all...]
/haiku-buildtools/legacy/gcc/libstdc++/
H A Dsstream46 stringbuf(int which=ios::in|ios::out)
47 : streambuf(), mode(static_cast<ios::open_mode>(which)),
54 stringbuf(const string &str, int which=ios::in|ios::out)
55 : streambuf(), mode(static_cast<ios::open_mode>(which)),
141 seekoff(off_type off, ios::seek_dir way, int which = ios::in | ios::out)
144 bool testin = which & ios::in && mode & ios::in;
145 bool testout = which & ios::out && mode & ios::out;
197 seekpos(pos_type sp, int which = ios::in | ios::out)
199 pos_type ret = seekoff(sp, ios::beg, which);
239 istringstream(int which
[all...]
/haiku-buildtools/binutils/ld/testsuite/ld-arm/
H A Drodata-merge-map2.s1 @ This file contains the 2nd contribution, which is expected to
3 @ rodata-merge-map1.s), and generate no mapping symbol (which
H A Drodata-merge-map1.s3 @ This file contains the 1st contribution, which is expected to
H A Drodata-merge-map3.s1 @ This file contains the 3rd contribution, which is expected to
/haiku-buildtools/gcc/gcc/testsuite/g++.dg/ext/
H A Dstmtexpr2.C12 static unsigned int *which; variable
23 which = &alt1[0];
25 which = &alt2[0];
29 else if (t + i != which[pointer])
/haiku-buildtools/gcc/gcc/testsuite/go.test/test/fixedbugs/
H A Dbug424.go9 // at which embedding level it is and in which order
/haiku-buildtools/binutils/ld/testsuite/ld-elf/
H A Dgroup2.d5 # cr16 and crx use non-standard scripts with memory regions, which don't play
H A Dgroup4.d5 # cr16 and crx use non-standard scripts with memory regions, which don't play
H A Dgroup5.d5 # cr16 and crx use non-standard scripts with memory regions, which don't play
H A Dgroup6.d5 # cr16 and crx use non-standard scripts with memory regions, which don't play
H A Dinit-fini-arrays.d6 # cr16 and crx use non-standard scripts with memory regions, which don't play
/haiku-buildtools/legacy/binutils/binutils/testsuite/binutils-all/m68k/
H A Dobjdump.exp22 if {[which $OBJDUMP] == 0} then {
/haiku-buildtools/binutils/binutils/testsuite/binutils-all/bfin/
H A Dobjdump.exp21 if {[which $OBJDUMP] == 0} then {
/haiku-buildtools/binutils/binutils/testsuite/binutils-all/arc/
H A Dobjdump.exp21 if {[which $OBJDUMP] == 0} then {
43 # not match the assembled instructions, which has happened because the user
/haiku-buildtools/binutils/ld/testsuite/ld-i386/
H A Dtls.exp35 if { [which $CC] == 0 } {
/haiku-buildtools/binutils/ld/testsuite/ld-x86-64/
H A Dtls.exp35 if { [which $CC] == 0 } {
/haiku-buildtools/binutils/gas/testsuite/gas/arm/
H A Dreg-alias.s10 @ The NOPs are here for ports like arm-aout which will pad
/haiku-buildtools/binutils/gas/testsuite/gas/hppa/basic/
H A Dcoprmem.s3 ; Basic copr memory tests which also test the various
/haiku-buildtools/binutils/gas/testsuite/gas/iq2000/
H A Dhazard0.s2 # instruction references a register which is the target of a load.
H A Dhazard1.s2 # instruction references a register which is the target of a load.
H A Dhazard2.s2 # instruction references a register which is the target of a load.
H A Dhazard3.s2 # instruction references a register which is the target of a load.

Completed in 71 milliseconds

1234567891011>>