Searched refs:SIMD (Results 26 - 33 of 33) sorted by relevance
12
/haiku-buildtools/binutils/gas/testsuite/gas/i386/ |
H A D | x86-64-simd-intel.d | 4 #name: x86-64 SIMD (Intel mode)
|
H A D | x86-64-simd-suffix.d | 4 #name: x86-64 SIMD (with suffixes)
|
H A D | x86-64-simd.d | 3 #name: x86-64 SIMD
|
H A D | simd-intel.d | 4 #name: i386 SIMD (Intel mode)
|
H A D | x86-64-opcode.s | 104 # SIMD/SSE
|
/haiku-buildtools/legacy/binutils/gas/testsuite/gas/i386/ |
H A D | x86-64-opcode.s | 101 # SIMD/SSE
|
/haiku-buildtools/binutils/opcodes/ |
H A D | nds32-asm.c | 322 /* seg-SIMD. */ 323 {"pbsad", "%rt,%ra,%rb", SIMD (PBSAD), 4, ATTR (PERF2_EXT), 0, NULL, 0, NULL}, 324 {"pbsada", "%rt,%ra,%rb", SIMD (PBSADA), 4, ATTR (PERF2_EXT), 0, NULL, 0, NULL},
|
H A D | aarch64-tbl.h | 2028 #define SIMD &aarch64_feature_simd 2050 { NAME, OPCODE, MASK, CLASS, OP, SIMD, OPS, QUALS, FLAGS, 0, NULL } 4189 Y(SISD_REG, regno, "Sd", 0, F(FLD_Rd), "a SIMD scalar register") \ 4190 Y(SISD_REG, regno, "Sn", 0, F(FLD_Rn), "a SIMD scalar register") \ 4191 Y(SISD_REG, regno, "Sm", 0, F(FLD_Rm), "a SIMD scalar register") \ 4192 Y(SIMD_REG, regno, "Vd", 0, F(FLD_Rd), "a SIMD vector register") \ 4193 Y(SIMD_REG, regno, "Vn", 0, F(FLD_Rn), "a SIMD vector register") \ 4194 Y(SIMD_REG, regno, "Vm", 0, F(FLD_Rm), "a SIMD vector register") \ 4196 "the top half of a 128-bit FP/SIMD register") \ 4198 "the top half of a 128-bit FP/SIMD registe 2027 #define SIMD macro [all...] |
Completed in 125 milliseconds
12