Searched refs:Width (Results 176 - 184 of 184) sorted by relevance
12345678
/freebsd-11-stable/sys/contrib/dev/acpica/common/ |
H A D | dmtbinfo.c | 484 {ACPI_DMT_UINT8, ACPI_GAS_OFFSET (BitWidth), "Bit Width", 0}, 486 {ACPI_DMT_ACCWIDTH, ACPI_GAS_OFFSET (AccessWidth), "Encoded Access Width", 0}, 586 {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (DutyWidth), "Duty Cycle Width", 0}, 905 {ACPI_DMT_UINT8, ACPI_CSRT1_OFFSET (DmaAddressWidth), "DMA Address Width", 0}, 1012 {ACPI_DMT_UINT8, ACPI_DMAR_OFFSET (Width), "Host Address Width", 0}, 2798 {ACPI_DMT_UINT16, ACPI_PMTT1_OFFSET (AccessWidth), "Access Width", 0},
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 9302 unsigned Width = VT.getSizeInBits(); 9303 if (V0.getValueSizeInBits() > Width) 9304 V0 = extractSubVector(V0, 0, DAG, SDLoc(BV), Width); 9305 else if (V0.getValueSizeInBits() < Width) 9306 V0 = insertSubVector(DAG.getUNDEF(VT), V0, 0, DAG, SDLoc(BV), Width); 9308 if (V1.getValueSizeInBits() > Width) 9309 V1 = extractSubVector(V1, 0, DAG, SDLoc(BV), Width); 9310 else if (V1.getValueSizeInBits() < Width) 9311 V1 = insertSubVector(DAG.getUNDEF(VT), V1, 0, DAG, SDLoc(BV), Width); [all...] |
/freebsd-11-stable/contrib/gcc/doc/include/ |
H A D | texinfo.tex | 2678 % Contents of each column will wrap at width given in preamble. Width 4840 {\tentt \global\dimen0 = 3em}% Width of the box.
|
/freebsd-11-stable/contrib/groff/doc/ |
H A D | texinfo.tex | 2577 % Contents of each column will wrap at width given in preamble. Width 4717 {\tentt \global\dimen0 = 3em}% Width of the box.
|
/freebsd-11-stable/contrib/llvm-project/clang/lib/Serialization/ |
H A D | ASTWriter.cpp | 5593 #define FIELD(Name, Width, Merge) \
|
H A D | ASTReader.cpp | 8821 unsigned Width = Record[Idx++]; 8827 return FixedPointSemantics(Width, Scale, IsSigned, IsSaturated,
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 12692 unsigned Width = (32 - countLeadingZeros(~InvMask)) - LSB; local 12693 assert(Width < 12696 unsigned Mask = (1u << Width) - 1;
|
/freebsd-11-stable/contrib/amd/doc/ |
H A D | texinfo.tex | 3026 {\tentt \global\dimen0 = 3em}% Width of the box. 3781 % Contents of each column will wrap at width given in preamble. Width
|
/freebsd-11-stable/contrib/llvm-project/clang/lib/AST/ |
H A D | ASTImporter.cpp | 1934 #define FIELD(Name, Width, Merge) \
|
Completed in 348 milliseconds
12345678