/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsFastISel.cpp | 467 unsigned Opcode = Instruction::UserOp1; local 473 Opcode = I->getOpcode(); 477 Opcode = C->getOpcode(); 480 switch (Opcode) { 548 unsigned Opcode = Instruction::UserOp1; local 554 Opcode = I->getOpcode(); 558 Opcode = C->getOpcode(); 562 switch (Opcode) { 1972 unsigned Opcode = I->getOpcode(); local 1979 if (Opcode [all...] |
H A D | MipsISelDAGToDAG.cpp | 268 unsigned Opcode = Node->getOpcode(); local 281 switch(Opcode) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | InstructionSelectorImpl.h | 144 unsigned Opcode = State.MIs[InsnID]->getOpcode(); local 149 << ") // Got=" << Opcode << "\n"); local 150 if (Opcode != Expected) { 164 const int64_t Opcode = State.MIs[InsnID]->getOpcode(); local 169 << ", JumpTable...) // Got=" << Opcode << "\n"; local 171 if (Opcode < LowerBound || UpperBound <= Opcode) { 175 CurrentIdx = MatchTable[CurrentIdx + (Opcode - LowerBound)]; 769 int64_t Opcode = MatchTable[CurrentIdx++]; local 774 State.MIs[0]->getDebugLoc(), TII.get(Opcode)); 777 << NewInsnID << "], " << Opcode << ")\\n"); local [all...] |
H A D | LegalizationArtifactCombiner.h | 199 unsigned Opcode = MI.getOpcode(); local 200 assert(Opcode == TargetOpcode::G_ANYEXT || Opcode == TargetOpcode::G_ZEXT || 201 Opcode == TargetOpcode::G_SEXT); 209 if (Opcode == TargetOpcode::G_ANYEXT) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | ConstantFolding.cpp | 1017 Constant *ConstantFoldInstOperandsImpl(const Value *InstOrCE, unsigned Opcode, argument 1023 if (Instruction::isUnaryOp(Opcode)) 1024 return ConstantFoldUnaryOpOperand(Opcode, Ops[0], DL); 1026 if (Instruction::isBinaryOp(Opcode)) 1027 return ConstantFoldBinaryOpOperands(Opcode, Ops[0], Ops[1], DL); 1029 if (Instruction::isCast(Opcode)) 1030 return ConstantFoldCastOperand(Opcode, Ops[0], DestTy, DL); 1044 switch (Opcode) { 1291 Constant *llvm::ConstantFoldUnaryOpOperand(unsigned Opcode, Constant *Op, argument 1293 assert(Instruction::isUnaryOp(Opcode)); 1298 ConstantFoldBinaryOpOperands(unsigned Opcode, Constant *LHS, Constant *RHS, const DataLayout &DL) argument 1309 ConstantFoldCastOperand(unsigned Opcode, Constant *C, Type *DestTy, const DataLayout &DL) argument [all...] |
/freebsd-11-stable/sys/contrib/dev/acpica/include/ |
H A D | acresrc.h | 178 UINT8 Opcode; member in struct:acpi_rsconvert_info 240 UINT8 Opcode; member in struct:acpi_rsdump_info 247 /* Values for the Opcode field above */
|
H A D | acdispat.h | 326 UINT16 Opcode, 435 UINT16 Opcode,
|
/freebsd-11-stable/sys/contrib/dev/acpica/compiler/ |
H A D | dtfield.c | 634 switch (Info->Opcode) 645 BitPosition = Info->Opcode;
|
H A D | dtutils.c | 391 switch (Info->Opcode) 537 switch (Info->Opcode)
|
/freebsd-11-stable/sys/contrib/dev/acpica/components/executer/ |
H A D | exresolv.c | 320 if ((WalkState->Opcode == AML_INT_METHODCALL_OP) || 321 (WalkState->Opcode == AML_COPY_OBJECT_OP))
|
/freebsd-11-stable/sys/contrib/dev/acpica/components/resources/ |
H A D | rsdump.c | 393 switch (Table->Opcode) 558 Table->Opcode);
|
/freebsd-11-stable/contrib/llvm-project/clang/include/clang/StaticAnalyzer/Core/PathSensitive/ |
H A D | SMTConv.h | 40 const UnaryOperator::Opcode Op, 59 const UnaryOperator::Opcode Op, 75 fromNBinOp(llvm::SMTSolverRef &Solver, const BinaryOperator::Opcode Op, 92 const BinaryOperator::Opcode Op, 170 const BinaryOperator::Opcode Op, 203 const BinaryOperator::Opcode Op, 343 BinaryOperator::Opcode Op, const llvm::SMTExprRef &RHS, 382 BinaryOperator::Opcode Op = BSE->getOpcode();
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCInstrDesc.h | 190 unsigned short Opcode; // The opcode number member in class:llvm::MCInstrDesc 228 unsigned getOpcode() const { return Opcode; }
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64DeadRegisterDefinitionsPass.cpp | 77 static bool atomicReadDroppedOnZero(unsigned Opcode) { argument 78 switch (Opcode) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIWholeQuadMode.cpp | 331 unsigned Opcode = MI.getOpcode(); local 334 if (TII->isWQM(Opcode)) { 341 } else if (Opcode == AMDGPU::WQM) { 346 } else if (Opcode == AMDGPU::SOFT_WQM) { 350 } else if (Opcode == AMDGPU::WWM) { 358 } else if (Opcode == AMDGPU::V_SET_INACTIVE_B32 || 359 Opcode == AMDGPU::V_SET_INACTIVE_B64) { 385 if (Opcode == AMDGPU::SI_PS_LIVE) {
|
/freebsd-11-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
H A D | Iterator.cpp | 208 BinaryOperator::Opcode Opc) { 213 BinaryOperator::Opcode Opc) {
|
H A D | IvarInvalidationChecker.cpp | 673 BinaryOperatorKind Opcode = BO->getOpcode(); local 674 if (Opcode != BO_Assign && 675 Opcode != BO_EQ && 676 Opcode != BO_NE) 684 if (Opcode != BO_Assign && isZero(BO->getLHS())) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelDAGToDAG.cpp | 108 unsigned Opcode = Node->getOpcode(); local 113 switch (Opcode) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZFrameLowering.cpp | 397 unsigned Opcode; local 400 Opcode = SystemZ::AGHI; 402 Opcode = SystemZ::AGFI; 411 MachineInstr *MI = BuildMI(MBB, MBBI, DL, TII->get(Opcode), Reg) 597 unsigned Opcode = MBBI->getOpcode(); local 598 if (Opcode != SystemZ::LMG) 604 unsigned NewOpcode = ZII->getOpcodeForOffset(Opcode, Offset); 613 NewOpcode = ZII->getOpcodeForOffset(Opcode, Offset);
|
/freebsd-11-stable/sys/contrib/dev/acpica/common/ |
H A D | dmtable.c | 934 switch (Info->Opcode) 1098 if (Info->Opcode == ACPI_DMT_EXTRA_TEXT) 1108 switch (Info->Opcode) 1110 /* Single-bit Flag fields. Note: Opcode is the bit position */ 1121 AcpiOsPrintf ("%1.1X\n", (*Target >> Info->Opcode) & 0x01); 1720 "**** Invalid table opcode [0x%X] ****\n", Info->Opcode));
|
/freebsd-11-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/ |
H A D | SValBuilder.cpp | 67 NonLoc SValBuilder::makeNonLoc(const SymExpr *lhs, BinaryOperator::Opcode op, 78 BinaryOperator::Opcode op, const SymExpr *rhs, 85 NonLoc SValBuilder::makeNonLoc(const SymExpr *lhs, BinaryOperator::Opcode op, 377 SVal SValBuilder::makeSymExprValNN(BinaryOperator::Opcode Op, 404 SVal SValBuilder::evalBinOp(ProgramStateRef state, BinaryOperator::Opcode op,
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86OptimizeLEAs.cpp | 233 unsigned Opcode = MI.getOpcode(); local 234 return Opcode == X86::LEA16r || Opcode == X86::LEA32r || 235 Opcode == X86::LEA64r || Opcode == X86::LEA64_32r;
|
H A D | X86FloatingPoint.cpp | 599 static int Lookup(ArrayRef<TableEntry> Table, unsigned Opcode) { argument 600 const TableEntry *I = llvm::lower_bound(Table, Opcode); 601 if (I != Table.end() && I->from == Opcode) 790 static unsigned getConcreteOpcode(unsigned Opcode) { argument 792 int Opc = Lookup(OpcodeTable, Opcode); 846 int Opcode = Lookup(PopTable, I->getOpcode()); local 847 if (Opcode != -1) { 848 I->setDesc(TII->get(Opcode)); 849 if (Opcode == X86::FCOMPP || Opcode 1357 int Opcode = Lookup(InstTable, MI.getOpcode()); local [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/BPF/ |
H A D | BPFISelDAGToDAG.cpp | 181 unsigned Opcode = Node->getOpcode(); local 190 switch (Opcode) { 332 unsigned Opcode = Node->getOpcode(); local 333 if (Opcode == ISD::LOAD) 335 else if (Opcode == ISD::AND)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 380 /// \returns true if \p Opcode is allowed as part of of the main/alternate 385 static bool isValidForAlternation(unsigned Opcode) { argument 386 if (Instruction::isIntDivRem(Opcode)) 393 /// InstructionsState, the Opcode that we suppose the whole list 403 unsigned Opcode = cast<Instruction>(VL[BaseIndex])->getOpcode(); local 404 unsigned AltOpcode = Opcode; 412 if (InstOpcode == Opcode || InstOpcode == AltOpcode) 414 if (Opcode == AltOpcode && isValidForAlternation(InstOpcode) && 415 isValidForAlternation(Opcode)) { 424 if (InstOpcode == Opcode || InstOpcod 457 unsigned Opcode = E->getOpcode(); local 477 unsigned Opcode = UserInst->getOpcode(); local 750 Opcode, ///< Matching instructions based on opcode (same or alternate) member in class:llvm::slpvectorizer::BoUpSLP::VLOperands::ReorderingMode [all...] |