Searched refs:reg (Results 226 - 250 of 2103) sorted by relevance

1234567891011>>

/freebsd-10-stable/sys/gnu/dts/arm/
H A Dorion5x.dtsi29 reg = <MBUS_ID(0xf0, 0x01) 0x1046C 0x4>;
39 reg = <MBUS_ID(0xf0, 0x01) 0x1045C 0x4>;
49 reg = <MBUS_ID(0xf0, 0x01) 0x10460 0x4>;
59 reg = <MBUS_ID(0xf0, 0x01) 0x10464 0x4>;
77 reg = <0x10100 0x40>;
89 reg = <0x10600 0x28>;
95 reg = <0x11000 0x20>;
105 reg = <0x12000 0x100>;
106 reg-shift = <2>;
114 reg
[all...]
H A Domap3xxx-clocks.dtsi21 reg = <0x0d40>;
30 reg = <0x1270>;
38 reg = <0x0d70>;
88 reg = <0x02d8>;
102 reg = <0x0274>;
116 reg = <0x0274>;
129 reg = <0x02d8>;
143 reg = <0x02d8>;
199 reg = <0x0d00>, <0x0d20>, <0x0d44>, <0x0d30>;
207 reg
[all...]
H A Dberlin2.dtsi31 reg = <0>;
38 reg = <1>;
58 reg = <0xab0000 0x200>;
67 reg = <0xab0800 0x200>;
76 reg = <0xab1000 0x200>;
87 reg = <0xac0000 0x1000>;
94 reg = <0xad0000 0x58>;
99 reg = <0xad1000 0x1000>, <0xad0100 0x0100>;
106 reg = <0xad0600 0x20>;
113 reg
[all...]
H A Dkeystone-clocks.dtsi20 reg = <0x02310108 4>;
48 reg = <0x02310120 4>;
58 reg = <0x02310164 4>;
168 reg = <0x02350000 0xb00>, <0x02350000 0x400>;
169 reg-names = "control", "domain";
179 reg = <0x02350008 0xb00>, <0x02350000 0x400>;
180 reg-names = "control", "domain";
189 reg = <0x0235000c 0xb00>, <0x02350000 0x400>;
190 reg-names = "control", "domain";
200 reg
[all...]
H A Dsun8i-a23.dtsi80 reg = <0>;
86 reg = <1>;
91 reg = <0x40000000 0x40000000>;
116 reg = <0x01c20000 0x4>;
132 reg = <0x01c20028 0x4>;
140 reg = <0x01c20050 0x4>;
155 reg = <0x01c20050 0x4>;
163 reg = <0x01c20054 0x4>;
171 reg = <0x01c20054 0x4>;
179 reg
[all...]
H A Domap2420.dtsi19 reg = <0x48008000 0x1000>;
32 reg = <0x48000000 0x1000>;
45 reg = <0x48004000 0x20>;
51 reg = <0x48000030 0x0113>;
60 reg = <0x48018000 0x200>;
72 reg = <0x4801a000 0x200>;
84 reg = <0x4801c000 0x200>;
96 reg = <0x4801e000 0x200>;
108 reg = <0x6800a000 0x1000>;
119 reg
[all...]
H A Dhisi-x5hd2.dtsi24 reg = <0xf8a01000 0x1000>, <0xf8a00100 0x100>;
42 reg = <0x00002000 0x1000>;
56 reg = <0x00a29000 0x1000>;
65 reg = <0x00a2a000 0x1000>;
74 reg = <0x00a2b000 0x1000>;
83 reg = <0x00a81000 0x1000>;
92 reg = <0x00b00000 0x1000>;
101 reg = <0x00006000 0x1000>;
110 reg = <0x00b02000 0x1000>;
119 reg
[all...]
H A Domap-zoom-common.dtsi18 reg = <3 0 8>; /* CS3, offset 0, IO size 8 */
20 reg-shift = <1>;
21 reg-io-width = <1>;
54 reg = <3 0x100 8>; /* CS3, offset 0x100, IO size 8 */
56 reg-shift = <1>;
57 reg-io-width = <1>;
65 reg = <3 0x200 8>; /* CS3, offset 0x200, IO size 8 */
67 reg-shift = <1>;
68 reg-io-width = <1>;
76 reg
[all...]
H A Demev2.dtsi33 reg = <0>;
39 reg = <1>;
48 reg = <0xe0028000 0x1000>,
60 reg = <0xe0110000 0x10000>;
78 reg = <0x610 0>;
84 reg = <0x65c 0>;
90 reg = <0x65c 16>;
96 reg = <0x660 0>;
102 reg = <0x4a0 1>;
108 reg
[all...]
H A Darmada-375.dtsi90 reg = <0>;
95 reg = <1>;
110 reg = <MBUS_ID(0x01, 0x1d) 0 0x100000>;
115 reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
125 reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
135 reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
145 reg = <MBUS_ID(0xf0, 0x01) 0x10418 0x8>;
155 reg = <MBUS_ID(0xf0, 0x01) 0x10420 0x8>;
171 reg = <0x8000 0x1000>;
178 reg
[all...]
H A Darmada-38x.dtsi78 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
83 reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
93 reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
103 reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
113 reg = <MBUS_ID(0xf0, 0x01) 0x10418 0x8>;
123 reg = <MBUS_ID(0xf0, 0x01) 0x10420 0x8>;
139 reg = <0x8000 0x1000>;
146 reg = <0xc000 0x58>;
151 reg = <0xc600 0x20>;
161 reg
[all...]
H A Dimx27.dtsi46 reg = <0x10040000 0x1000>;
89 reg = <0x10000000 0x20000>;
94 reg = <0x10001000 0x1000>;
105 reg = <0x10002000 0x1000>;
112 reg = <0x10003000 0x1000>;
121 reg = <0x10004000 0x1000>;
130 reg = <0x10005000 0x1000>;
140 reg = <0x10006000 0x1000>;
149 reg = <0x10008000 0x1000>;
157 reg
[all...]
H A Dimx51.dtsi45 reg = <0xe0000000 0x4000>;
83 reg = <0>;
103 reg = <0>;
123 reg = <0x1ffe0000 0x20000>;
130 reg = <0x40000000 0x20000000>;
139 reg = <2>;
146 reg = <3>;
157 reg = <0x70000000 0x10000000>;
164 reg = <0x70000000 0x40000>;
169 reg
[all...]
H A Ddra7.dtsi60 reg = <0x48211000 0x1000>,
92 reg = <0x44000000 0x1000000>,
99 reg = <0x4ae06000 0x3000>;
119 reg = <0x51000000 0x2000>, <0x51002000 0x14c>, <0x1000 0x2000>;
120 reg-names = "rc_dbics", "ti_conf", "config";
154 reg = <0x51800000 0x2000>, <0x51802000 0x14c>, <0x1000 0x2000>;
155 reg-names = "rc_dbics", "ti_conf", "config";
182 reg = <0x4a005000 0x2000>;
195 reg = <0x4a008000 0x3000>;
208 reg
[all...]
H A Dsun4i-a10.dtsi73 reg = <0x0>;
123 reg = <0x40000000 0x80000000>;
146 reg = <0x01c20050 0x4>;
161 reg = <0x01c20000 0x4>;
169 reg = <0x01c20018 0x4>;
177 reg = <0x01c20020 0x4>;
185 reg = <0x01c20028 0x4>;
194 reg = <0x01c20054 0x4>;
202 reg = <0x01c20054 0x4>;
210 reg
[all...]
/freebsd-10-stable/sys/dev/e1000/
H A De1000_osdep.h140 #define E1000_REGISTER(hw, reg) (((hw)->mac.type >= e1000_82543) \
141 ? reg : e1000_translate_register_82542(reg))
157 #define E1000_READ_REG(hw, reg) \
160 E1000_REGISTER(hw, reg))
162 #define E1000_WRITE_REG(hw, reg, value) \
165 E1000_REGISTER(hw, reg), value)
167 #define E1000_READ_REG_ARRAY(hw, reg, index) \
170 E1000_REGISTER(hw, reg) + ((index)<< 2))
172 #define E1000_WRITE_REG_ARRAY(hw, reg, inde
[all...]
/freebsd-10-stable/contrib/llvm/tools/lldb/source/Target/
H A DRegisterContext.cpp70 for (uint32_t reg = start_idx; reg < num_registers; ++reg)
72 const RegisterInfo * reg_info = GetRegisterInfoAtIndex(reg);
94 RegisterContext::GetRegisterName (uint32_t reg) argument
96 const RegisterInfo * reg_info = GetRegisterInfoAtIndex(reg);
105 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_PC); local
106 return ReadRegisterAsUnsigned (reg, fail_value);
112 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_PC); local
113 bool success = WriteRegisterFromUnsigned (reg, p
141 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_SP); local
148 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_SP); local
155 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_FP); local
162 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_FP); local
169 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_RA); local
176 uint32_t reg = ConvertRegisterKindToRegisterNumber (eRegisterKindGeneric, LLDB_REGNUM_GENERIC_FLAGS); local
182 ReadRegisterAsUnsigned(uint32_t reg, uint64_t fail_value) argument
202 WriteRegisterFromUnsigned(uint32_t reg, uint64_t uval) argument
241 const uint32_t reg = reg_set->registers[reg_idx]; local
[all...]
/freebsd-10-stable/sys/dev/isci/scil/
H A Dscic_sds_controller_registers.h75 #define scic_sds_controller_smu_register_read(controller, reg) \
78 (controller)->smu_registers->reg \
81 #define scic_sds_controller_smu_register_write(controller, reg, value) \
84 (controller)->smu_registers->reg, \
93 #define scu_afe_register_write(controller, reg, value) \
96 (controller)->scu_registers->afe.reg, \
100 #define scu_afe_register_read(controller, reg) \
103 (controller)->scu_registers->afe.reg \
111 #define scu_sgpio_peg0_register_read(controller, reg) \
114 (controller)->scu_registers->peg0.sgpio.reg \
[all...]
/freebsd-10-stable/sys/boot/fdt/dts/arm/
H A Dpandaboard.dts48 reg = < 0x80000000 0x40000000 >; /* 1GB RAM at 0x0 */
63 reg = < 0x48241000 0x1000 >, /* Distributor Registers */
69 reg =< 0x4a306000 0x2000
76 reg = < 0x48242000 0x1000 >;
84 reg = < 0x48240200 0x100 >, /* Global Timer Registers */
92 reg = <0x48020000 0x1000>;
93 reg-shift = <2>;
102 reg = < 0x4a100000 0x1000 >;
123 reg =< 0x4a310000 0x1000
149 reg
[all...]
H A Dimx53x.dtsi51 reg = <0x0>;
76 reg = <0x0fffc000 0x00004000>;
114 reg = <0x53fd4000 0x4000
130 reg = <0x53f84000 0x4000>;
143 reg = <0x53f88000 0x4000>;
155 reg = <0x53f8c000 0x4000>;
167 reg = <0x53f90000 0x4000>;
179 reg = <0x53fdc000 0x4000>;
191 reg = <0x53fe0000 0x4000>;
203 reg
[all...]
/freebsd-10-stable/sys/arm/samsung/exynos/
H A Dexynos5_i2c.c143 int reg; local
145 reg = READ1(sc, I2CCON);
146 reg &= ~(IPEND);
147 WRITE1(sc, I2CCON, reg);
156 int reg; local
183 reg = (RXTX_EN);
184 reg |= (I2CMODE_MT << I2CMODE_S);
185 WRITE1(sc, I2CSTAT, reg);
196 int reg; local
200 reg
244 int reg; local
307 int reg; local
359 int reg; local
[all...]
/freebsd-10-stable/contrib/gcc/config/sparc/
H A Dlinux-unwind.h61 fs->regs.reg[i].how = REG_SAVED_OFFSET;
62 fs->regs.reg[i].loc.offset =
67 fs->regs.reg[i + 16].how = REG_SAVED_OFFSET;
68 fs->regs.reg[i + 16].loc.offset =
77 fs->regs.reg[i + 32].how = REG_SAVED_OFFSET;
78 fs->regs.reg[i + 32].loc.offset =
83 fs->regs.reg[0].how = REG_SAVED_OFFSET;
84 fs->regs.reg[0].loc.offset =
132 fs->regs.reg[i].how = REG_SAVED_OFFSET;
133 fs->regs.reg[
[all...]
/freebsd-10-stable/gnu/usr.bin/gdb/
H A DMakefile5 .if exists(${.CURDIR}/gdbserver/reg-${MACHINE_CPUARCH}.c)
/freebsd-10-stable/sys/arm/freescale/imx/
H A Dimx6_pl310.c47 uint32_t reg; local
54 reg = pl310_read4(sc, PL310_POWER_CTRL);
55 reg |= POWER_CTRL_ENABLE_GATING | POWER_CTRL_ENABLE_STANDBY;
56 pl310_write4(sc, PL310_POWER_CTRL, reg);
/freebsd-10-stable/sys/arm/ti/
H A Dti_adcvar.h34 #define ADC_READ4(_sc, reg) bus_read_4((_sc)->sc_mem_res, reg)
35 #define ADC_WRITE4(_sc, reg, value) \
36 bus_write_4((_sc)->sc_mem_res, reg, value)

Completed in 148 milliseconds

1234567891011>>