/barrelfish-2018-10-04/kernel/ |
H A D | monitor.c | 48 uint8_t mask) 60 if (mask & RRELS_COPY_BIT && has_copies(cap)) { 63 if (mask & RRELS_ANCS_BIT && has_ancestors(cap)) { 66 if (mask & RRELS_DESC_BIT && has_descendants(cap)) { 75 uint8_t relations, uint8_t mask) 91 #define BITC(BIT) (chars[(2*MK01(mask & BIT)+MK01(relations & BIT))]) 101 if (mask) { 102 mdb_set_relations(cte, relations, mask); 47 sys_cap_has_relations(capaddr_t caddr, uint8_t level, uint8_t mask) argument 73 sys_monitor_remote_relations(capaddr_t root_addr, uint8_t root_level, capaddr_t cptr, uint8_t level, uint8_t relations, uint8_t mask) argument
|
H A D | paging_generic.c | 178 size_t mask = (1ULL<<vnode_objbits(ptable->cap.type))-1; local 179 vaddr = ((genvaddr_t)(entry & mask)) << shift; 209 mask = (1ULL<<vnode_objbits(next->cap.type))-1; 210 vaddr |= ((offset & mask) << shift);
|
/barrelfish-2018-10-04/include/lwip2/lwip/ |
H A D | ip_addr.h | 176 #define ip_addr_netcmp(addr1, addr2, mask) ((IP_IS_V6(addr1) && IP_IS_V6(addr2)) ? \ 178 ip4_addr_netcmp(ip_2_ip4(addr1), ip_2_ip4(addr2), mask)) 269 #define ip_addr_get_network(target, host, mask) ip4_addr_get_network(target, host, mask) 270 #define ip_addr_netcmp(addr1, addr2, mask) ip4_addr_netcmp(addr1, addr2, mask) 314 #define ip_addr_get_network(target, host, mask) ip6_addr_set_zero(target) 315 #define ip_addr_netcmp(addr1, addr2, mask) 0
|
H A D | ip4_addr.h | 90 the subnet mask, not these masks. */ 161 * @arg mask network identifier mask 164 #define ip4_addr_netcmp(addr1, addr2, mask) (((addr1)->addr & \ 165 (mask)->addr) == \ 167 (mask)->addr))
|
/barrelfish-2018-10-04/lib/dma/xeon_phi/ |
H A D | xeon_phi_dma_channel.c | 42 * \brief sets the interrupt status according to the mask flag 45 * \param mask if 0 unmask or enabling the interrupts 49 uint8_t mask) 51 uint8_t mask_val = (mask) ? 0x1 : 0x0; 74 * \brief sets the error mask of a Xeon Phi DMA channel 77 * \param mask bitmask for the errors 80 uint32_t mask) 82 xeon_phi_dma_chan_dcherrmsk_wr(&chan->channel, mask); 48 channel_mask_intr(struct xeon_phi_dma_channel *chan, uint8_t mask) argument 79 channel_set_error_mask(struct xeon_phi_dma_channel *chan, uint32_t mask) argument
|
/barrelfish-2018-10-04/lib/openssl-1.0.0d/crypto/bn/asm/ |
H A D | x86-mont.pl | 115 $mask="mm7"; 122 &movd ($mask,"eax"); # mask 32 lower bits 138 &pand ($acc0,$mask); # inter-register transfers 159 &pand ($acc0,$mask); 177 &pand ($acc0,$mask); 201 &pand ($acc0,$mask); 226 &pand ($acc0,$mask); 246 &pand ($acc0,$mask);
|
H A D | sparcv9a-mont.pl | 89 $mask="%l7"; # 16-bit mask, 0xffff 139 sethi %hi(0xffff),$mask 141 or $mask,%lo(0xffff),$mask 317 !and %o0,$mask,%o0 318 !and %o1,$mask,%o1 319 !and %o2,$mask,%o2 403 and %o0,$mask,%o0 406 and %o1,$mask, [all...] |
/barrelfish-2018-10-04/include/vm/ |
H A D | vm_phys.h | 78 boolean_t vm_phys_domain_intersects(long mask, vm_paddr_t low, vm_paddr_t high);
|
/barrelfish-2018-10-04/include/lwip/ipv6/lwip/ |
H A D | ip_addr.h | 72 struct ip_addr *mask);
|
/barrelfish-2018-10-04/lib/lua/src/ |
H A D | lbitlib.c | 29 #define mask(n) (~((ALLONES << 1) << ((n) - 1))) macro 171 r = (r >> f) & mask(w); 182 int m = mask(w);
|
/barrelfish-2018-10-04/usr/eclipseclp/Kernel/src/ |
H A D | init.c | 141 wait_for_flag(volatile int *pflag, int mask); 487 wait_for_flag(volatile int *pflag, int mask) /* volatile is important! */ argument 489 while (!(*pflag & mask))
|
H A D | handlers.c | 94 * We maintain a mask sig_block_mask_ to block all interrupts 108 sigset_t mask; \ 109 sigemptyset(&mask); \ 110 sigaddset(&mask, i); \ 111 sigprocmask(SIG_BLOCK, &mask, (sigset_t *) 0); } 113 sigset_t mask; \ 114 sigemptyset(&mask); \ 115 sigaddset(&mask, i); \ 116 sigprocmask(SIG_UNBLOCK, &mask, (sigset_t *) 0); }
|
/barrelfish-2018-10-04/lib/bitmap/ |
H A D | bitmap.c | 361 bitmap_data_t mask = (1UL << (i % BITMAP_BITS_PER_ELEMENT)); local 362 if (!(mask & data)) { 391 bitmap_data_t mask = 1UL << (i % BITMAP_BITS_PER_ELEMENT); local 392 if (data & mask) { 395 data &= ~(mask);
|
/barrelfish-2018-10-04/usr/drivers/solarflair/sfxge/common/ |
H A D | siena_nic.c | 440 /* Convert the MCDI statistic mask into the EFX_PHY_STAT mask */ 585 unsigned int mask; local 620 if ((rc = siena_nic_get_partn_mask(enp, &mask)) != 0) 622 enp->en_u.siena.enu_partn_mask = mask; 902 /* Fill out the register mask entries */ 910 rsp->mask.eo_u32[0] = *dwordp++; 911 rsp->mask.eo_u32[1] = *dwordp++; 912 rsp->mask.eo_u32[2] = *dwordp++; 913 rsp->mask [all...] |
H A D | efx_nic.c | 565 /* Is this bit in the mask? */ 566 if (~(rsp->mask.eo_u32[bit >> 5]) & (1 << bit)) 571 EFX_AND_OWORD(reg, rsp->mask); 579 EFX_AND_OWORD(buf, rsp->mask); 586 EFX_OR_OWORD(reg, rsp->mask); 594 EFX_AND_OWORD(buf, rsp->mask); 645 EFX_AND_OWORD(reg, rsp->mask); 656 EFX_AND_OWORD(reg, rsp->mask);
|
/barrelfish-2018-10-04/kernel/include/target/x86_32/ |
H A D | paging_kernel_target.h | 397 * mask 'rights'. 446 * 'mask'. This is architecture-specific. On x86-64, except for the 448 * corresponding bit. Thus, setting that bit within 'mask' to zero, 450 * masked out when the bit is set, so the mask works the other way 451 * around in this case: When the bit is set in 'mask', but not set in 452 * 'attr', it will be set in the return value, so mask-out behavior is 455 * \param attr The page attributes to mask. 456 * \param mask Mask for the page attributes. 460 static inline uint64_t paging_x86_32_mask_attrs(uint64_t attr, uint64_t mask) argument 462 // First, mask ou [all...] |
/barrelfish-2018-10-04/lib/lwip2/src/netif/ppp/ |
H A D | auth.c | 2047 u32_t a, mask, ah, offset; 2081 ip[n].base = ip[n].mask = 0; 2092 mask = ~ (u32_t) 0; 2115 mask <<= bit_count; 2126 /* calculate appropriate mask for net */ 2129 mask = IN_CLASSA_NET; 2131 mask = IN_CLASSB_NET; 2133 mask = IN_CLASSC_NET; 2148 if (offset >= ~mask) { 2153 a = lwip_htonl((lwip_ntohl(a) & mask) [all...] |
/barrelfish-2018-10-04/lib/openssl-1.0.0d/crypto/x509v3/ |
H A D | v3_addr.c | 154 unsigned char mask = 0xFF >> (8 - (bs->flags & 7)); 156 addr[bs->length - 1] &= ~mask; 158 addr[bs->length - 1] |= mask; 383 unsigned char mask; 394 mask = min[i] ^ max[i]; 395 switch (mask) { 405 if ((min[i] & mask) != 0 || (max[i] & mask) != mask)
|
/barrelfish-2018-10-04/include/arch/arm/machine/ |
H A D | atomic-v6.h | 599 uint32_t tmp, tmp2, res, mask; local 601 mask = 1u << (v & 0x1f); 611 : "r" (mask), "r" (p) 613 return ((res & mask) != 0);
|
/barrelfish-2018-10-04/include/lwip2/netif/ppp/ |
H A D | auth.c | 2047 u32_t a, mask, ah, offset; 2081 ip[n].base = ip[n].mask = 0; 2092 mask = ~ (u32_t) 0; 2115 mask <<= bit_count; 2126 /* calculate appropriate mask for net */ 2129 mask = IN_CLASSA_NET; 2131 mask = IN_CLASSB_NET; 2133 mask = IN_CLASSC_NET; 2148 if (offset >= ~mask) { 2153 a = lwip_htonl((lwip_ntohl(a) & mask) [all...] |
/barrelfish-2018-10-04/lib/devif/backends/net/mlx4/drivers/infiniband/core/ |
H A D | verbs.c | 500 enum ib_qp_type type, enum ib_qp_attr_mask mask) { 507 if (mask & IB_QP_CUR_STATE && cur_state != IB_QPS_RTR 518 if ((mask & req_param) != req_param) 521 if (mask & ~(req_param | opt_param | IB_QP_STATE)) 499 ib_modify_qp_is_ok(enum ib_qp_state cur_state, enum ib_qp_state next_state, enum ib_qp_type type, enum ib_qp_attr_mask mask) argument
|
/barrelfish-2018-10-04/usr/monitor/include/arch/x86_32/ |
H A D | monitor_invocations_arch.h | 28 uint8_t relations, uint8_t mask, 33 ((uint16_t)relations) | (((uint16_t)mask)<<8)); 41 invoke_monitor_cap_has_relations(capaddr_t caddr, uint8_t bits, uint8_t mask, argument 46 caddr, bits, mask); 26 invoke_monitor_remote_relations(capaddr_t root_cap, int root_bits, capaddr_t cap, int bits, uint8_t relations, uint8_t mask, uint8_t *ret_remote_relations) argument
|
/barrelfish-2018-10-04/lib/openssl-1.0.0d/crypto/asn1/ |
H A D | a_bitstr.c | 243 unsigned char mask = i < flags_len ? ~flags[i] : 0xff; local 245 ok = (a->data[i] & mask) == 0;
|
/barrelfish-2018-10-04/lib/openssl-1.0.0d/crypto/des/asm/ |
H A D | crypt586.pl | 142 local($a,$b,$tt,$shift,$mask,$last)=@_; 147 &and( $a, $mask );
|
/barrelfish-2018-10-04/kernel/include/ |
H A D | syscall.h | 82 uint8_t relations, uint8_t mask); 91 struct sysret sys_cap_has_relations(capaddr_t caddr, uint8_t vbits, uint8_t mask);
|