Searched refs:MIPS_CACHE_SYNC_WAR (Results 51 - 68 of 68) sorted by relevance

123

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-pnx833x/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-pnx8550/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-powertv/
H A Dwar.h21 #define MIPS_CACHE_SYNC_WAR 1 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-rc32434/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-rm/
H A Dwar.h22 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-sead3/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 1 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-tx39xx/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-tx49xx/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-vr41xx/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-wrppmc/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-yosemite/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/pmc-sierra/msp71xx/
H A Dwar.h18 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/include/asm/mach-sibyte/
H A Dwar.h33 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-sibyte/
H A Dwar.h33 #define MIPS_CACHE_SYNC_WAR 0 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/include/asm/
H A Dwar.h104 #ifndef MIPS_CACHE_SYNC_WAR
105 #error Check setting of MIPS_CACHE_SYNC_WAR for your platform
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/
H A Dwar.h104 #ifndef MIPS_CACHE_SYNC_WAR
105 #error Check setting of MIPS_CACHE_SYNC_WAR for your platform
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/mm/
H A Dc-r4k.c709 if (MIPS_CACHE_SYNC_WAR)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/mm/
H A Dc-r4k.c709 if (MIPS_CACHE_SYNC_WAR)

Completed in 92 milliseconds

123