Searched hist:261277 (Results 1 - 3 of 3) sorted by relevance
| /freebsd-10.2-release/sys/conf/ | ||
| H A D | options.mips | diff 261277 Wed Jan 29 22:08:41 MST 2014 brooks MFC r256937: MFP4: Change 231031 by brooks@brooks_zenith on 2013/07/11 16:22:08 Turn the unused and uncompilable MIPS_DISABLE_L1_CACHE define in cache.c into an option and when set force I- and D-cache line sizes to 0 (the latter part might be better as a tunable). Fix some casts in an #if 0'd bit of code which attempts to disable L1 cache ops when the cache is coherent. Sponsored by: DARPA/AFRL |
| /freebsd-10.2-release/sys/mips/mips/ | ||
| H A D | cache.c | diff 261277 Wed Jan 29 22:08:41 MST 2014 brooks MFC r256937: MFP4: Change 231031 by brooks@brooks_zenith on 2013/07/11 16:22:08 Turn the unused and uncompilable MIPS_DISABLE_L1_CACHE define in cache.c into an option and when set force I- and D-cache line sizes to 0 (the latter part might be better as a tunable). Fix some casts in an #if 0'd bit of code which attempts to disable L1 cache ops when the cache is coherent. Sponsored by: DARPA/AFRL |
| H A D | cpu.c | diff 261277 Wed Jan 29 22:08:41 MST 2014 brooks MFC r256937: MFP4: Change 231031 by brooks@brooks_zenith on 2013/07/11 16:22:08 Turn the unused and uncompilable MIPS_DISABLE_L1_CACHE define in cache.c into an option and when set force I- and D-cache line sizes to 0 (the latter part might be better as a tunable). Fix some casts in an #if 0'd bit of code which attempts to disable L1 cache ops when the cache is coherent. Sponsored by: DARPA/AFRL |
Completed in 109 milliseconds