Searched defs:__cacheline_aligned (Results 1 - 25 of 28) sorted by relevance

12

/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/asm-h8300/
H A Dcache.h9 #define __cacheline_aligned macro
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/asm-m68knommu/
H A Dcache.h9 #define __cacheline_aligned macro
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/asm-frv/
H A Dcache.h20 #define __cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES))) macro
H A Dprocessor.h46 } __cacheline_aligned; variable in typeref:struct:cpuinfo_frv
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/powerpc/kernel/
H A Dpaca.c53 struct slb_shadow slb_shadow[] __cacheline_aligned = { variable in typeref:struct:slb_shadow
H A Drtas.c51 char rtas_data_buf[RTAS_DATA_BUF_SIZE] __cacheline_aligned; variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/asm-blackfin/
H A Dcache.h19 #define __cacheline_aligned \ macro
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/i386/kernel/
H A Ddoublefault.c51 struct tss_struct doublefault_tss __cacheline_aligned = { variable in typeref:struct:doublefault_tss
H A Dsmpboot.c92 struct cpuinfo_x86 cpu_data[NR_CPUS] __cacheline_aligned; variable in typeref:struct:cpu_data
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/ia64/kernel/
H A Dnuma.c27 u16 cpu_to_node_map[NR_CPUS] __cacheline_aligned; variable
30 cpumask_t node_to_cpu_mask[MAX_NUMNODES] __cacheline_aligned; variable
H A Dtraps.c270 static struct fpu_swa_msg last __cacheline_aligned; variable in typeref:struct:last
H A Dsmpboot.c139 cpumask_t cpu_core_map[NR_CPUS] __cacheline_aligned; variable
140 cpumask_t cpu_sibling_map[NR_CPUS] __cacheline_aligned; variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/linux/
H A Dcache.h32 #define __cacheline_aligned \ macro
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/um/sys-x86_64/
H A Dsyscall_table.c49 sys_call_ptr_t sys_call_table[UM_NR_syscall_max+1] __cacheline_aligned = { variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/mips/vr41xx/common/
H A Dirq.c31 static irq_cascade_t irq_cascade[NR_IRQS] __cacheline_aligned; variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/x86_64/kernel/
H A Dsetup64.c33 struct x8664_pda boot_cpu_pda[NR_CPUS] __cacheline_aligned; variable in typeref:struct:boot_cpu_pda
H A Dsmpboot.c87 struct cpuinfo_x86 cpu_data[NR_CPUS] __cacheline_aligned; variable in typeref:struct:cpu_data
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/drivers/oprofile/
H A Dcpu_buffer.c30 struct oprofile_cpu_buffer cpu_buffer[NR_CPUS] __cacheline_aligned; variable in typeref:struct:cpu_buffer
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/m32r/kernel/
H A Dsmpboot.c86 struct cpuinfo_m32r cpu_data[NR_CPUS] __cacheline_aligned; variable in typeref:struct:cpu_data
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/include/asm-sh64/
H A Dcache.h25 #define __cacheline_aligned __attribute__((__aligned__(L1_CACHE_BYTES))) macro
27 #define __cacheline_aligned \ macro
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/kernel/
H A Dacct.c92 static struct acct_glbs acct_globals __cacheline_aligned = variable in typeref:struct:acct_globals
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/mm/
H A Dsparse.c34 static u8 section_to_node_table[NR_MEM_SECTIONS] __cacheline_aligned; variable
36 static u16 section_to_node_table[NR_MEM_SECTIONS] __cacheline_aligned; variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/net/ipv4/ipvs/
H A Dip_vs_conn.c72 __ip_vs_conntbl_lock_array[CT_LOCKARRAY_SIZE] __cacheline_aligned; variable in typeref:struct:__ip_vs_conntbl_lock_array
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/sh64/mm/
H A Dcache.c398 static unsigned char dummy_alloco_area[DUMMY_ALLOCO_AREA_SIZE] __cacheline_aligned = { 0, }; variable
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/alpha/kernel/
H A Dsmp.c59 } ipi_data[NR_CPUS] __cacheline_aligned; variable in typeref:struct:__anon3364

Completed in 288 milliseconds

12