| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FixupSetCC.cpp | 105 Register ZeroReg = MRI->createVirtualRegister(RC); local
|
| H A D | X86FlagsCopyLowering.cpp | 1054 Register ZeroReg = MRI->createVirtualRegister(&X86::GR32RegClass); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | InstructionSelectorImpl.h | 798 int64_t ZeroReg = MatchTable[CurrentIdx++]; local
808 << OpIdx << ", " << ZeroReg << ")\n"); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ExpandPseudoInsts.cpp | 174 expandCMP_SWAP( MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, unsigned LdarOp, unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, MachineBasicBlock::iterator &NextMBBI) argument
|
| H A D | AArch64ISelDAGToDAG.cpp | 2613 unsigned ZeroReg; local
|
| H A D | AArch64FastISel.cpp | 390 unsigned ZeroReg = (VT == MVT::i64) ? AArch64::XZR : AArch64::WZR; local
4979 unsigned ZeroReg = (VT == MVT::i64) ? AArch64::XZR : AArch64::WZR; local
|
| H A D | AArch64InstrInfo.cpp | 4414 unsigned BitSize, OrrOpc, ZeroReg; local
2476 copyGPRRegTuple(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef<unsigned> Indices) const argument
3697 canCombineWithMUL(MachineBasicBlock &MBB, MachineOperand &MO, unsigned MulOpc, unsigned ZeroReg) argument
4458 unsigned SubOpc, ZeroReg; local
4506 unsigned BitSize, OrrOpc, ZeroReg; local
[all...] |
| H A D | AArch64ISelLowering.cpp | 11344 unsigned ZeroReg; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.cpp | 87 unsigned Opc = 0, ZeroReg = 0; local
|
| H A D | MipsAsmPrinter.cpp | 144 unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO; local
|
| H A D | MipsSEISelDAGToDAG.cpp | 85 unsigned DstReg = 0, ZeroReg = 0; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstructionSelector.cpp | 552 auto ZeroReg = MRI.createVirtualRegister(&ARM::GPRRegClass); local
|
| H A D | ARMFastISel.cpp | 1489 unsigned ZeroReg = fastMaterializeConstant(Zero); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 1374 unsigned ZeroReg; variable
1384 UseMI.getOperand(UseIdx).setReg(ZeroReg); variable
|
| H A D | PPCISelLowering.cpp | 10781 unsigned ZeroReg = is64bit ? PPC::ZERO8 : PPC::ZERO; local
11637 Register ZeroReg = is64bit ? PPC::ZERO8 : PPC::ZERO; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | IRTranslator.cpp | 2148 Register ZeroReg = getOrCreateVReg(*ZeroVal); local
|
| H A D | LegalizerHelper.cpp | 2033 Register ZeroReg = Zero->getOperand(0).getReg(); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2693 unsigned ZeroReg = IsAddress ? ABI.GetNullPtr() : ABI.GetZeroReg(); local
4161 unsigned ZeroReg; local
[all...] |