Searched defs:WR2_INTR_0 (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/arch/luna68k/stand/boot/
H A Dsioreg.h127 #define WR2_INTR_0 0x00 /* Interrupt Priority: RxA TxA RxB TxB E/SA E/SA */ macro

Completed in 43 milliseconds