| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 59 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 270 const TargetRegisterClass *TRC = local
132 usesRegClass(MachineOperand &MO, const TargetRegisterClass *TRC) argument
432 createExtractSubreg( MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertBefore, const DebugLoc &DL, unsigned DReg, unsigned Lane, const TargetRegisterClass *TRC) argument
|
| H A D | ARMBaseInstrInfo.cpp | 3299 const TargetRegisterClass *TRC = MRI->getRegClass(Reg); local
|
| H A D | ARMISelLowering.cpp | 9504 const TargetRegisterClass *TRC = isThumb ? &ARM::tGPRRegClass local
9618 const TargetRegisterClass *TRC = Subtarget->isThumb() ? &ARM::tGPRRegClass local
10171 const TargetRegisterClass *TRC = nullptr; local
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 502 const TargetRegisterClass &TRC = *getRegClass(Reg); local
|
| H A D | RegAllocPBQP.cpp | 604 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); local
|
| H A D | LiveDebugVariables.cpp | 1204 const TargetRegisterClass *TRC = MRI.getRegClass(VirtReg); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 72 DstOp(const TargetRegisterClass *TRC) : RC(TRC), Ty(DstType::Ty_RC) {} argument
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 1054 isOfRegClass(const TargetInstrInfo::RegSubRegPair &P, const TargetRegisterClass &TRC, MachineRegisterInfo &MRI) argument
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 566 auto TRC = TII->getRegClass(TII->get(LoadInst->getOpcode()), 0, TRI, local
|
| /freebsd-12-stable/usr.sbin/lpr/lpd/ |
| H A D | printjob.c | 1502 #define TRC(q) (((q)-' ')&0177) macro
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMIPeephole.cpp | 776 const TargetRegisterClass *TRC = MI.getOpcode() == PPC::ADD8 local
|
| H A D | PPCISelDAGToDAG.cpp | 321 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1); variable
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 1669 const TargetRegisterClass *TRC = local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 316 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 1987 const TargetRegisterClass *TRC; local
|