Searched defs:SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT (Results 1 - 10 of 10) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1630 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Dsdma1_4_2_2_sh_mask.h1646 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Dsdma1_4_2_sh_mask.h1638 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1748 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_2_4_sh_mask.h1964 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_3_0_1_sh_mask.h2938 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_3_0_sh_mask.h3046 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h4254 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h4196 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
[all...]
H A Dgc_10_3_0_sh_mask.h4379 #define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
[all...]

Completed in 2904 milliseconds