| /freebsd-current/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ExpandImm.h | 25 uint64_t Op2; member in struct:llvm::AArch64_IMM::ImmInsnModel
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblySelectionDAGInfo.cpp | 36 EmitTargetCodeForMemmove( SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Op1, SDValue Op2, SDValue Op3, Align Alignment, bool IsVolatile, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
|
| H A D | WebAssemblyPeephole.cpp | 141 const auto &Op2 = MI.getOperand(2); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/BPF/MCTargetDesc/ |
| H A D | BPFMCCodeEmitter.cpp | 166 MCOperand Op2 = MI.getOperand(MemOpStartIndex + 1); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Lanai/MCTargetDesc/ |
| H A D | LanaiMCCodeEmitter.cpp | 143 const MCOperand Op2 = Inst.getOperand(2); local
190 const MCOperand Op2 = Inst.getOperand(OpNo + 1); local
222 const MCOperand Op2 = Inst.getOperand(OpNo + 1); local
261 const MCOperand Op2 = Inst.getOperand(OpNo + 1); local
[all...] |
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcInstPrinter.cpp | 153 const MCOperand &Op2 = MI->getOperand(opNum + 1); local
|
| /freebsd-current/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAGTargetInfo.h | 51 EmitTargetCodeForMemcpy(SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, SDValue Op2, SDValue Op3, Align Alignment, bool isVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
67 EmitTargetCodeForMemmove( SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, SDValue Op2, SDValue Op3, Align Alignment, bool isVolatile, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
81 EmitTargetCodeForMemset(SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, SDValue Op2, SDValue Op3, Align Alignment, bool isVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo) const argument
95 EmitTargetCodeForMemcmp(SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, SDValue Op2, SDValue Op3, MachinePointerInfo Op1PtrInfo, MachinePointerInfo Op2PtrInfo) const argument
132 EmitTargetCodeForStrcmp(SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, SDValue Op2, MachinePointerInfo Op1PtrInfo, MachinePointerInfo Op2PtrInfo) const argument
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrBuilder.h | 107 const MachineOperand &Op2 = MI->getOperand(Operand + 2); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCExpandISEL.cpp | 87 bool useSameRegister(const MachineOperand &Op1, const MachineOperand &Op2) { argument
|
| H A D | PPCMacroFusion.cpp | 73 const MachineOperand &Op2 = SecondMI.getOperand(SecondMIOpIndex); local
|
| H A D | PPCBranchCoalescing.cpp | 341 const MachineOperand &Op2 = OpList2[i]; local
344 << "Op2: " << Op2 << "\n"); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/IR/ |
| H A D | ProfileSummary.cpp | 166 ConstantAsMetadata *Op2 = local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.cpp | 176 uint32_t Op2 = Bits & 0x7; local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | DFAPacketizer.cpp | 252 alias(const MachineMemOperand &Op1, const MachineMemOperand &Op2, bool UseTBAA) const argument
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 155 MachineOperand *Op2 = TII->getNamedOperand(*Cmp, AMDGPU::OpName::src1); local
|
| H A D | SIPreEmitPeephole.cpp | 117 MachineOperand &Op2 = A->getOperand(2); local
[all...] |
| /freebsd-current/sys/contrib/dev/acpica/compiler/ |
| H A D | asltree.c | 649 TrLinkPeerOp( ACPI_PARSE_OBJECT *Op1, ACPI_PARSE_OBJECT *Op2) argument
786 TrLinkChildOp( ACPI_PARSE_OBJECT *Op1, ACPI_PARSE_OBJECT *Op2) argument
[all...] |
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiMemAluCombiner.cpp | 169 bool isSameOperand(const MachineOperand &Op1, const MachineOperand &Op2) { argument
293 MachineOperand &Op2 = AluIter->getOperand(2); local
[all...] |
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFMISimplifyPatchable.cpp | 131 const MachineOperand *Op2 = &Inst->getOperand(2); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonNewValueJump.cpp | 250 const MachineOperand &Op2 = MI.getOperand(2); local
|
| H A D | HexagonRegisterInfo.cpp | 313 const auto &Op2 = BI.getOperand(2); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/XCore/Disassembler/ |
| H A D | XCoreDisassembler.cpp | 216 Decode2OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2) { argument
234 Decode3OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2, argument
322 unsigned Op1, Op2; local
335 unsigned Op1, Op2; local
348 unsigned Op1, Op2; local
361 unsigned Op1, Op2; local
375 unsigned Op1, Op2; local
388 unsigned Op1, Op2; local
401 unsigned Op1, Op2; local
486 unsigned Op1, Op2; local
500 unsigned Op1, Op2; local
514 unsigned Op1, Op2, Op3; local
527 unsigned Op1, Op2, Op3; local
540 unsigned Op1, Op2, Op3; local
553 unsigned Op1, Op2, Op3; local
566 unsigned Op1, Op2, Op3; local
580 unsigned Op1, Op2, Op3; local
595 unsigned Op1, Op2, Op3; local
609 unsigned Op1, Op2, Op3; local
623 unsigned Op1, Op2, Op3, Op4, Op5, Op6; local
657 unsigned Op1, Op2, Op3, Op4, Op5; local
677 unsigned Op1, Op2, Op3; local
696 unsigned Op1, Op2, Op3; local
[all...] |
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelDAGToDAG.cpp | 302 auto Op2 = N->getOperand(2); local
345 auto Op2 = N->getOperand(2); local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/BPF/AsmParser/ |
| H A D | BPFAsmParser.cpp | 289 BPFOperand &Op2 = (BPFOperand &)*Operands[2]; local
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | NaryReassociate.cpp | 526 matchTernaryOp(BinaryOperator *I, Value *V, Value *&Op1, Value *&Op2) argument
|